f6e2373ad6
It shares no code at all. While at it also fix up the beginning bitrot. Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
123 lines
2.7 KiB
C
123 lines
2.7 KiB
C
/*
|
|
* Copyright (C) 2005 MIPS Technologies, Inc. All rights reserved.
|
|
*
|
|
* This program is free software; you can distribute it and/or modify it
|
|
* under the terms of the GNU General Public License (Version 2) as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
|
* for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along
|
|
* with this program; if not, write to the Free Software Foundation, Inc.,
|
|
* 59 Temple Place - Suite 330, Boston MA 02111-1307, USA.
|
|
*
|
|
*/
|
|
/*
|
|
* Simulator Platform-specific hooks for SMP operation
|
|
*/
|
|
#include <linux/kernel.h>
|
|
#include <linux/sched.h>
|
|
#include <linux/cpumask.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/smp.h>
|
|
|
|
#include <asm/atomic.h>
|
|
#include <asm/cpu.h>
|
|
#include <asm/processor.h>
|
|
#include <asm/system.h>
|
|
#include <asm/mmu_context.h>
|
|
#ifdef CONFIG_MIPS_MT_SMTC
|
|
#include <asm/smtc_ipi.h>
|
|
#endif /* CONFIG_MIPS_MT_SMTC */
|
|
|
|
/* VPE/SMP Prototype implements platform interfaces directly */
|
|
#if !defined(CONFIG_MIPS_MT_SMP)
|
|
|
|
/*
|
|
* Cause the specified action to be performed on a targeted "CPU"
|
|
*/
|
|
|
|
void core_send_ipi(int cpu, unsigned int action)
|
|
{
|
|
#ifdef CONFIG_MIPS_MT_SMTC
|
|
smtc_send_ipi(cpu, LINUX_SMP_IPI, action);
|
|
#endif /* CONFIG_MIPS_MT_SMTC */
|
|
/* "CPU" may be TC of same VPE, VPE of same CPU, or different CPU */
|
|
|
|
}
|
|
|
|
/*
|
|
* Platform "CPU" startup hook
|
|
*/
|
|
|
|
void prom_boot_secondary(int cpu, struct task_struct *idle)
|
|
{
|
|
#ifdef CONFIG_MIPS_MT_SMTC
|
|
smtc_boot_secondary(cpu, idle);
|
|
#endif /* CONFIG_MIPS_MT_SMTC */
|
|
}
|
|
|
|
/*
|
|
* Post-config but pre-boot cleanup entry point
|
|
*/
|
|
|
|
void prom_init_secondary(void)
|
|
{
|
|
#ifdef CONFIG_MIPS_MT_SMTC
|
|
void smtc_init_secondary(void);
|
|
|
|
smtc_init_secondary();
|
|
#endif /* CONFIG_MIPS_MT_SMTC */
|
|
}
|
|
|
|
void plat_smp_setup(void)
|
|
{
|
|
#ifdef CONFIG_MIPS_MT_SMTC
|
|
if (read_c0_config3() & (1 << 2))
|
|
mipsmt_build_cpu_map(0);
|
|
#endif /* CONFIG_MIPS_MT_SMTC */
|
|
}
|
|
|
|
/*
|
|
* Platform SMP pre-initialization
|
|
*/
|
|
|
|
void plat_prepare_cpus(unsigned int max_cpus)
|
|
{
|
|
#ifdef CONFIG_MIPS_MT_SMTC
|
|
/*
|
|
* As noted above, we can assume a single CPU for now
|
|
* but it may be multithreaded.
|
|
*/
|
|
|
|
if (read_c0_config3() & (1 << 2)) {
|
|
mipsmt_prepare_cpus();
|
|
}
|
|
#endif /* CONFIG_MIPS_MT_SMTC */
|
|
}
|
|
|
|
/*
|
|
* SMP initialization finalization entry point
|
|
*/
|
|
|
|
void prom_smp_finish(void)
|
|
{
|
|
#ifdef CONFIG_MIPS_MT_SMTC
|
|
smtc_smp_finish();
|
|
#endif /* CONFIG_MIPS_MT_SMTC */
|
|
}
|
|
|
|
/*
|
|
* Hook for after all CPUs are online
|
|
*/
|
|
|
|
void prom_cpus_done(void)
|
|
{
|
|
#ifdef CONFIG_MIPS_MT_SMTC
|
|
|
|
#endif /* CONFIG_MIPS_MT_SMTC */
|
|
}
|
|
#endif /* CONFIG_MIPS32R2_MT_SMP */
|