8263a67e16
This adds support for extended ASIDs (up to 16-bits) on newer SH-X3 cores that implement the PTAEX register and respective functionality. Presently only the 65nm SH7786 (90nm only supports legacy 8-bit ASIDs). The main change is in how the PTE is written out when loading the entry in to the TLB, as well as in how the TLB entry is selectively flushed. While SH-X2 extended mode splits out the memory-mapped U and I-TLB data arrays for extra bits, extended ASID mode splits out the address arrays. While we don't use the memory-mapped data array access, the address array accesses are necessary for selective TLB flushes, so these are implemented newly and replace the generic SH-4 implementation. With this, TLB flushes in switch_mm() are almost non-existent on newer parts. Signed-off-by: Paul Mundt <lethal@linux-sh.org> |
||
|---|---|---|
| .. | ||
| addrspace.h | ||
| cache.h | ||
| cacheflush.h | ||
| dma-sh4a.h | ||
| dma.h | ||
| fpu.h | ||
| freq.h | ||
| mmu_context.h | ||
| rtc.h | ||
| sh7722.h | ||
| sh7723.h | ||
| sh7785.h | ||
| sh7786.h | ||
| sigcontext.h | ||
| sq.h | ||
| timer.h | ||
| ubc.h | ||
| watchdog.h | ||