a8db8cf0d8
Each revmap type has different arguments for setting up the revmap. This patch splits up the generator functions so that each revmap type can do its own setup and the user doesn't need to keep track of how each revmap type handles the arguments. This patch also adds a host_data argument to the generators. There are cases where the host_data pointer will be needed before the function returns. ie. the legacy map calls the .map callback for each irq before returning. v2: - Add void *host_data argument to irq_domain_add_*() functions - fixed failure to compile - Moved IRQ_DOMAIN_MAP_* defines into irqdomain.c Signed-off-by: Grant Likely <grant.likely@secretlab.ca> Cc: Rob Herring <rob.herring@calxeda.com> Cc: Benjamin Herrenschmidt <benh@kernel.crashing.org> Cc: Thomas Gleixner <tglx@linutronix.de> Cc: Milton Miller <miltonm@bga.com> Tested-by: Olof Johansson <olof@lixom.net>
185 lines
4.1 KiB
C
185 lines
4.1 KiB
C
#include <linux/kernel.h>
|
|
#include <linux/stddef.h>
|
|
#include <linux/init.h>
|
|
#include <linux/sched.h>
|
|
#include <linux/signal.h>
|
|
#include <linux/irq.h>
|
|
#include <linux/dma-mapping.h>
|
|
#include <asm/prom.h>
|
|
#include <asm/irq.h>
|
|
#include <asm/io.h>
|
|
#include <asm/8xx_immap.h>
|
|
|
|
#include "mpc8xx_pic.h"
|
|
|
|
|
|
#define PIC_VEC_SPURRIOUS 15
|
|
|
|
extern int cpm_get_irq(struct pt_regs *regs);
|
|
|
|
static struct irq_domain *mpc8xx_pic_host;
|
|
#define NR_MASK_WORDS ((NR_IRQS + 31) / 32)
|
|
static unsigned long ppc_cached_irq_mask[NR_MASK_WORDS];
|
|
static sysconf8xx_t __iomem *siu_reg;
|
|
|
|
int cpm_get_irq(struct pt_regs *regs);
|
|
|
|
static void mpc8xx_unmask_irq(struct irq_data *d)
|
|
{
|
|
int bit, word;
|
|
unsigned int irq_nr = (unsigned int)irqd_to_hwirq(d);
|
|
|
|
bit = irq_nr & 0x1f;
|
|
word = irq_nr >> 5;
|
|
|
|
ppc_cached_irq_mask[word] |= (1 << (31-bit));
|
|
out_be32(&siu_reg->sc_simask, ppc_cached_irq_mask[word]);
|
|
}
|
|
|
|
static void mpc8xx_mask_irq(struct irq_data *d)
|
|
{
|
|
int bit, word;
|
|
unsigned int irq_nr = (unsigned int)irqd_to_hwirq(d);
|
|
|
|
bit = irq_nr & 0x1f;
|
|
word = irq_nr >> 5;
|
|
|
|
ppc_cached_irq_mask[word] &= ~(1 << (31-bit));
|
|
out_be32(&siu_reg->sc_simask, ppc_cached_irq_mask[word]);
|
|
}
|
|
|
|
static void mpc8xx_ack(struct irq_data *d)
|
|
{
|
|
int bit;
|
|
unsigned int irq_nr = (unsigned int)irqd_to_hwirq(d);
|
|
|
|
bit = irq_nr & 0x1f;
|
|
out_be32(&siu_reg->sc_sipend, 1 << (31-bit));
|
|
}
|
|
|
|
static void mpc8xx_end_irq(struct irq_data *d)
|
|
{
|
|
int bit, word;
|
|
unsigned int irq_nr = (unsigned int)irqd_to_hwirq(d);
|
|
|
|
bit = irq_nr & 0x1f;
|
|
word = irq_nr >> 5;
|
|
|
|
ppc_cached_irq_mask[word] |= (1 << (31-bit));
|
|
out_be32(&siu_reg->sc_simask, ppc_cached_irq_mask[word]);
|
|
}
|
|
|
|
static int mpc8xx_set_irq_type(struct irq_data *d, unsigned int flow_type)
|
|
{
|
|
if (flow_type & IRQ_TYPE_EDGE_FALLING) {
|
|
irq_hw_number_t hw = (unsigned int)irqd_to_hwirq(d);
|
|
unsigned int siel = in_be32(&siu_reg->sc_siel);
|
|
|
|
/* only external IRQ senses are programmable */
|
|
if ((hw & 1) == 0) {
|
|
siel |= (0x80000000 >> hw);
|
|
out_be32(&siu_reg->sc_siel, siel);
|
|
__irq_set_handler_locked(d->irq, handle_edge_irq);
|
|
}
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
static struct irq_chip mpc8xx_pic = {
|
|
.name = "MPC8XX SIU",
|
|
.irq_unmask = mpc8xx_unmask_irq,
|
|
.irq_mask = mpc8xx_mask_irq,
|
|
.irq_ack = mpc8xx_ack,
|
|
.irq_eoi = mpc8xx_end_irq,
|
|
.irq_set_type = mpc8xx_set_irq_type,
|
|
};
|
|
|
|
unsigned int mpc8xx_get_irq(void)
|
|
{
|
|
int irq;
|
|
|
|
/* For MPC8xx, read the SIVEC register and shift the bits down
|
|
* to get the irq number.
|
|
*/
|
|
irq = in_be32(&siu_reg->sc_sivec) >> 26;
|
|
|
|
if (irq == PIC_VEC_SPURRIOUS)
|
|
irq = NO_IRQ;
|
|
|
|
return irq_linear_revmap(mpc8xx_pic_host, irq);
|
|
|
|
}
|
|
|
|
static int mpc8xx_pic_host_map(struct irq_domain *h, unsigned int virq,
|
|
irq_hw_number_t hw)
|
|
{
|
|
pr_debug("mpc8xx_pic_host_map(%d, 0x%lx)\n", virq, hw);
|
|
|
|
/* Set default irq handle */
|
|
irq_set_chip_and_handler(virq, &mpc8xx_pic, handle_level_irq);
|
|
return 0;
|
|
}
|
|
|
|
|
|
static int mpc8xx_pic_host_xlate(struct irq_domain *h, struct device_node *ct,
|
|
const u32 *intspec, unsigned int intsize,
|
|
irq_hw_number_t *out_hwirq, unsigned int *out_flags)
|
|
{
|
|
static unsigned char map_pic_senses[4] = {
|
|
IRQ_TYPE_EDGE_RISING,
|
|
IRQ_TYPE_LEVEL_LOW,
|
|
IRQ_TYPE_LEVEL_HIGH,
|
|
IRQ_TYPE_EDGE_FALLING,
|
|
};
|
|
|
|
*out_hwirq = intspec[0];
|
|
if (intsize > 1 && intspec[1] < 4)
|
|
*out_flags = map_pic_senses[intspec[1]];
|
|
else
|
|
*out_flags = IRQ_TYPE_NONE;
|
|
|
|
return 0;
|
|
}
|
|
|
|
|
|
static struct irq_domain_ops mpc8xx_pic_host_ops = {
|
|
.map = mpc8xx_pic_host_map,
|
|
.xlate = mpc8xx_pic_host_xlate,
|
|
};
|
|
|
|
int mpc8xx_pic_init(void)
|
|
{
|
|
struct resource res;
|
|
struct device_node *np;
|
|
int ret;
|
|
|
|
np = of_find_compatible_node(NULL, NULL, "fsl,pq1-pic");
|
|
if (np == NULL)
|
|
np = of_find_node_by_type(NULL, "mpc8xx-pic");
|
|
if (np == NULL) {
|
|
printk(KERN_ERR "Could not find fsl,pq1-pic node\n");
|
|
return -ENOMEM;
|
|
}
|
|
|
|
ret = of_address_to_resource(np, 0, &res);
|
|
if (ret)
|
|
goto out;
|
|
|
|
siu_reg = ioremap(res.start, resource_size(&res));
|
|
if (siu_reg == NULL) {
|
|
ret = -EINVAL;
|
|
goto out;
|
|
}
|
|
|
|
mpc8xx_pic_host = irq_domain_add_linear(np, 64, &mpc8xx_pic_host_ops, NULL);
|
|
if (mpc8xx_pic_host == NULL) {
|
|
printk(KERN_ERR "MPC8xx PIC: failed to allocate irq host!\n");
|
|
ret = -ENOMEM;
|
|
goto out;
|
|
}
|
|
return 0;
|
|
|
|
out:
|
|
of_node_put(np);
|
|
return ret;
|
|
}
|