54293ec307
Here we define the addresses and bit-fields of the Configuration and
Status Registers (CSRs) for some of the hardware functional units on
the OCTEON SOC.
Definitions are needed for:
CIU -- Central Interrupt Unit.
GPIO -- General Purpose Input Output.
IOB -- Input / Output {Busing,Bridge}.
IPD -- Input Packet Data unit.
L2C -- Level-2 Cache controller.
L2D -- Level-2 Data cache.
L2T -- Level-2 cache Tag.
LED -- Light Emitting Diode controller.
MIO -- Miscellaneous Input / Output.
POW -- Packet Order / Work unit.
Signed-off-by: Tomaso Paoletti <tpaoletti@caviumnetworks.com>
Signed-off-by: David Daney <ddaney@caviumnetworks.com>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
141 lines
3.6 KiB
C
141 lines
3.6 KiB
C
/***********************license start***************
|
|
* Author: Cavium Networks
|
|
*
|
|
* Contact: support@caviumnetworks.com
|
|
* This file is part of the OCTEON SDK
|
|
*
|
|
* Copyright (c) 2003-2008 Cavium Networks
|
|
*
|
|
* This file is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License, Version 2, as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This file is distributed in the hope that it will be useful, but
|
|
* AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
|
|
* of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
|
|
* NONINFRINGEMENT. See the GNU General Public License for more
|
|
* details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this file; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
* or visit http://www.gnu.org/licenses/.
|
|
*
|
|
* This file may also be available under a different license from Cavium.
|
|
* Contact Cavium Networks for more information
|
|
***********************license end**************************************/
|
|
|
|
#ifndef __CVMX_L2T_DEFS_H__
|
|
#define __CVMX_L2T_DEFS_H__
|
|
|
|
#define CVMX_L2T_ERR \
|
|
CVMX_ADD_IO_SEG(0x0001180080000008ull)
|
|
|
|
union cvmx_l2t_err {
|
|
uint64_t u64;
|
|
struct cvmx_l2t_err_s {
|
|
uint64_t reserved_29_63:35;
|
|
uint64_t fadru:1;
|
|
uint64_t lck_intena2:1;
|
|
uint64_t lckerr2:1;
|
|
uint64_t lck_intena:1;
|
|
uint64_t lckerr:1;
|
|
uint64_t fset:3;
|
|
uint64_t fadr:10;
|
|
uint64_t fsyn:6;
|
|
uint64_t ded_err:1;
|
|
uint64_t sec_err:1;
|
|
uint64_t ded_intena:1;
|
|
uint64_t sec_intena:1;
|
|
uint64_t ecc_ena:1;
|
|
} s;
|
|
struct cvmx_l2t_err_cn30xx {
|
|
uint64_t reserved_28_63:36;
|
|
uint64_t lck_intena2:1;
|
|
uint64_t lckerr2:1;
|
|
uint64_t lck_intena:1;
|
|
uint64_t lckerr:1;
|
|
uint64_t reserved_23_23:1;
|
|
uint64_t fset:2;
|
|
uint64_t reserved_19_20:2;
|
|
uint64_t fadr:8;
|
|
uint64_t fsyn:6;
|
|
uint64_t ded_err:1;
|
|
uint64_t sec_err:1;
|
|
uint64_t ded_intena:1;
|
|
uint64_t sec_intena:1;
|
|
uint64_t ecc_ena:1;
|
|
} cn30xx;
|
|
struct cvmx_l2t_err_cn31xx {
|
|
uint64_t reserved_28_63:36;
|
|
uint64_t lck_intena2:1;
|
|
uint64_t lckerr2:1;
|
|
uint64_t lck_intena:1;
|
|
uint64_t lckerr:1;
|
|
uint64_t reserved_23_23:1;
|
|
uint64_t fset:2;
|
|
uint64_t reserved_20_20:1;
|
|
uint64_t fadr:9;
|
|
uint64_t fsyn:6;
|
|
uint64_t ded_err:1;
|
|
uint64_t sec_err:1;
|
|
uint64_t ded_intena:1;
|
|
uint64_t sec_intena:1;
|
|
uint64_t ecc_ena:1;
|
|
} cn31xx;
|
|
struct cvmx_l2t_err_cn38xx {
|
|
uint64_t reserved_28_63:36;
|
|
uint64_t lck_intena2:1;
|
|
uint64_t lckerr2:1;
|
|
uint64_t lck_intena:1;
|
|
uint64_t lckerr:1;
|
|
uint64_t fset:3;
|
|
uint64_t fadr:10;
|
|
uint64_t fsyn:6;
|
|
uint64_t ded_err:1;
|
|
uint64_t sec_err:1;
|
|
uint64_t ded_intena:1;
|
|
uint64_t sec_intena:1;
|
|
uint64_t ecc_ena:1;
|
|
} cn38xx;
|
|
struct cvmx_l2t_err_cn38xx cn38xxp2;
|
|
struct cvmx_l2t_err_cn50xx {
|
|
uint64_t reserved_28_63:36;
|
|
uint64_t lck_intena2:1;
|
|
uint64_t lckerr2:1;
|
|
uint64_t lck_intena:1;
|
|
uint64_t lckerr:1;
|
|
uint64_t fset:3;
|
|
uint64_t reserved_18_20:3;
|
|
uint64_t fadr:7;
|
|
uint64_t fsyn:6;
|
|
uint64_t ded_err:1;
|
|
uint64_t sec_err:1;
|
|
uint64_t ded_intena:1;
|
|
uint64_t sec_intena:1;
|
|
uint64_t ecc_ena:1;
|
|
} cn50xx;
|
|
struct cvmx_l2t_err_cn52xx {
|
|
uint64_t reserved_28_63:36;
|
|
uint64_t lck_intena2:1;
|
|
uint64_t lckerr2:1;
|
|
uint64_t lck_intena:1;
|
|
uint64_t lckerr:1;
|
|
uint64_t fset:3;
|
|
uint64_t reserved_20_20:1;
|
|
uint64_t fadr:9;
|
|
uint64_t fsyn:6;
|
|
uint64_t ded_err:1;
|
|
uint64_t sec_err:1;
|
|
uint64_t ded_intena:1;
|
|
uint64_t sec_intena:1;
|
|
uint64_t ecc_ena:1;
|
|
} cn52xx;
|
|
struct cvmx_l2t_err_cn52xx cn52xxp1;
|
|
struct cvmx_l2t_err_s cn56xx;
|
|
struct cvmx_l2t_err_s cn56xxp1;
|
|
struct cvmx_l2t_err_s cn58xx;
|
|
struct cvmx_l2t_err_s cn58xxp1;
|
|
};
|
|
|
|
#endif
|