f9fba5b72d
The DMA controller on PWRficient is somewhat special -- has a PCI header so it looks like it's on the root PCI (-Express) root bus, but it uses more than the default number of interrupts (and they are hardwired). We need to wire up all interrupts for the DMA controller. The generic IRQ code will only map the primary interrupt from the PCI header (128), so add 129->211 by hand. Signed-off-by: Olof Johansson <olof@lixom.net> Signed-off-by: Paul Mackerras <paulus@samba.org>
15 lines
372 B
C
15 lines
372 B
C
#ifndef _PASEMI_PASEMI_H
|
|
#define _PASEMI_PASEMI_H
|
|
|
|
extern unsigned long pas_get_boot_time(void);
|
|
extern void pas_pci_init(void);
|
|
extern void __devinit pas_pci_irq_fixup(struct pci_dev *dev);
|
|
|
|
extern void __init pasemi_idle_init(void);
|
|
|
|
/* Power savings modes, implemented in asm */
|
|
extern void idle_spin(void);
|
|
extern void idle_doze(void);
|
|
|
|
|
|
#endif /* _PASEMI_PASEMI_H */
|