750fe63966
HBUS is accessed through CSR registers moved to iwl-csr.h Signed-off-by: Tomas Winkler <tomas.winkler@intel.com> Signed-off-by: Reinette Chatre <reinette.chatre@intel.com> Signed-off-by: John W. Linville <linville@tuxdriver.com>
531 lines
20 KiB
C
531 lines
20 KiB
C
/******************************************************************************
|
|
*
|
|
* This file is provided under a dual BSD/GPLv2 license. When using or
|
|
* redistributing this file, you may do so under either license.
|
|
*
|
|
* GPL LICENSE SUMMARY
|
|
*
|
|
* Copyright(c) 2005 - 2007 Intel Corporation. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of version 2 of the GNU General Public License as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but
|
|
* WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
|
|
* USA
|
|
*
|
|
* The full GNU General Public License is included in this distribution
|
|
* in the file called LICENSE.GPL.
|
|
*
|
|
* Contact Information:
|
|
* James P. Ketrenos <ipw2100-admin@linux.intel.com>
|
|
* Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
|
|
*
|
|
* BSD LICENSE
|
|
*
|
|
* Copyright(c) 2005 - 2007 Intel Corporation. All rights reserved.
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
*
|
|
* * Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* * Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in
|
|
* the documentation and/or other materials provided with the
|
|
* distribution.
|
|
* * Neither the name Intel Corporation nor the names of its
|
|
* contributors may be used to endorse or promote products derived
|
|
* from this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
*****************************************************************************/
|
|
/*
|
|
* Please use this file (iwl-3945-hw.h) only for hardware-related definitions.
|
|
* Please use iwl-3945-commands.h for uCode API definitions.
|
|
* Please use iwl-3945.h for driver implementation definitions.
|
|
*/
|
|
|
|
#ifndef __iwl_3945_hw__
|
|
#define __iwl_3945_hw__
|
|
|
|
/*
|
|
* uCode queue management definitions ...
|
|
* Queue #4 is the command queue for 3945 and 4965.
|
|
*/
|
|
#define IWL_CMD_QUEUE_NUM 4
|
|
|
|
/* Tx rates */
|
|
#define IWL_CCK_RATES 4
|
|
#define IWL_OFDM_RATES 8
|
|
#define IWL_HT_RATES 0
|
|
#define IWL_MAX_RATES (IWL_CCK_RATES+IWL_OFDM_RATES+IWL_HT_RATES)
|
|
|
|
/* Time constants */
|
|
#define SHORT_SLOT_TIME 9
|
|
#define LONG_SLOT_TIME 20
|
|
|
|
/* RSSI to dBm */
|
|
#define IWL_RSSI_OFFSET 95
|
|
|
|
/*
|
|
* EEPROM related constants, enums, and structures.
|
|
*/
|
|
|
|
/*
|
|
* EEPROM access time values:
|
|
*
|
|
* Driver initiates EEPROM read by writing byte address << 1 to CSR_EEPROM_REG,
|
|
* then clearing (with subsequent read/modify/write) CSR_EEPROM_REG bit
|
|
* CSR_EEPROM_REG_BIT_CMD (0x2).
|
|
* Driver then polls CSR_EEPROM_REG for CSR_EEPROM_REG_READ_VALID_MSK (0x1).
|
|
* When polling, wait 10 uSec between polling loops, up to a maximum 5000 uSec.
|
|
* Driver reads 16-bit value from bits 31-16 of CSR_EEPROM_REG.
|
|
*/
|
|
#define IWL_EEPROM_ACCESS_TIMEOUT 5000 /* uSec */
|
|
#define IWL_EEPROM_ACCESS_DELAY 10 /* uSec */
|
|
|
|
/*
|
|
* Regulatory channel usage flags in EEPROM struct iwl_eeprom_channel.flags.
|
|
*
|
|
* IBSS and/or AP operation is allowed *only* on those channels with
|
|
* (VALID && IBSS && ACTIVE && !RADAR). This restriction is in place because
|
|
* RADAR detection is not supported by the 3945 driver, but is a
|
|
* requirement for establishing a new network for legal operation on channels
|
|
* requiring RADAR detection or restricting ACTIVE scanning.
|
|
*
|
|
* NOTE: "WIDE" flag indicates that 20 MHz channel is supported;
|
|
* 3945 does not support FAT 40 MHz-wide channels.
|
|
*
|
|
* NOTE: Using a channel inappropriately will result in a uCode error!
|
|
*/
|
|
enum {
|
|
EEPROM_CHANNEL_VALID = (1 << 0), /* usable for this SKU/geo */
|
|
EEPROM_CHANNEL_IBSS = (1 << 1), /* usable as an IBSS channel */
|
|
/* Bit 2 Reserved */
|
|
EEPROM_CHANNEL_ACTIVE = (1 << 3), /* active scanning allowed */
|
|
EEPROM_CHANNEL_RADAR = (1 << 4), /* radar detection required */
|
|
EEPROM_CHANNEL_WIDE = (1 << 5), /* 20 MHz channel okay */
|
|
EEPROM_CHANNEL_NARROW = (1 << 6), /* 10 MHz channel (not used) */
|
|
EEPROM_CHANNEL_DFS = (1 << 7), /* dynamic freq selection candidate */
|
|
};
|
|
|
|
/* SKU Capabilities */
|
|
#define EEPROM_SKU_CAP_SW_RF_KILL_ENABLE (1 << 0)
|
|
#define EEPROM_SKU_CAP_HW_RF_KILL_ENABLE (1 << 1)
|
|
#define EEPROM_SKU_CAP_OP_MODE_MRC (1 << 7)
|
|
|
|
/* *regulatory* channel data from eeprom, one for each channel */
|
|
struct iwl3945_eeprom_channel {
|
|
u8 flags; /* flags copied from EEPROM */
|
|
s8 max_power_avg; /* max power (dBm) on this chnl, limit 31 */
|
|
} __attribute__ ((packed));
|
|
|
|
/*
|
|
* Mapping of a Tx power level, at factory calibration temperature,
|
|
* to a radio/DSP gain table index.
|
|
* One for each of 5 "sample" power levels in each band.
|
|
* v_det is measured at the factory, using the 3945's built-in power amplifier
|
|
* (PA) output voltage detector. This same detector is used during Tx of
|
|
* long packets in normal operation to provide feedback as to proper output
|
|
* level.
|
|
* Data copied from EEPROM.
|
|
* DO NOT ALTER THIS STRUCTURE!!!
|
|
*/
|
|
struct iwl3945_eeprom_txpower_sample {
|
|
u8 gain_index; /* index into power (gain) setup table ... */
|
|
s8 power; /* ... for this pwr level for this chnl group */
|
|
u16 v_det; /* PA output voltage */
|
|
} __attribute__ ((packed));
|
|
|
|
/*
|
|
* Mappings of Tx power levels -> nominal radio/DSP gain table indexes.
|
|
* One for each channel group (a.k.a. "band") (1 for BG, 4 for A).
|
|
* Tx power setup code interpolates between the 5 "sample" power levels
|
|
* to determine the nominal setup for a requested power level.
|
|
* Data copied from EEPROM.
|
|
* DO NOT ALTER THIS STRUCTURE!!!
|
|
*/
|
|
struct iwl3945_eeprom_txpower_group {
|
|
struct iwl3945_eeprom_txpower_sample samples[5]; /* 5 power levels */
|
|
s32 a, b, c, d, e; /* coefficients for voltage->power
|
|
* formula (signed) */
|
|
s32 Fa, Fb, Fc, Fd, Fe; /* these modify coeffs based on
|
|
* frequency (signed) */
|
|
s8 saturation_power; /* highest power possible by h/w in this
|
|
* band */
|
|
u8 group_channel; /* "representative" channel # in this band */
|
|
s16 temperature; /* h/w temperature at factory calib this band
|
|
* (signed) */
|
|
} __attribute__ ((packed));
|
|
|
|
/*
|
|
* Temperature-based Tx-power compensation data, not band-specific.
|
|
* These coefficients are use to modify a/b/c/d/e coeffs based on
|
|
* difference between current temperature and factory calib temperature.
|
|
* Data copied from EEPROM.
|
|
*/
|
|
struct iwl3945_eeprom_temperature_corr {
|
|
u32 Ta;
|
|
u32 Tb;
|
|
u32 Tc;
|
|
u32 Td;
|
|
u32 Te;
|
|
} __attribute__ ((packed));
|
|
|
|
/*
|
|
* EEPROM map
|
|
*/
|
|
struct iwl3945_eeprom {
|
|
u8 reserved0[16];
|
|
#define EEPROM_DEVICE_ID (2*0x08) /* 2 bytes */
|
|
u16 device_id; /* abs.ofs: 16 */
|
|
u8 reserved1[2];
|
|
#define EEPROM_PMC (2*0x0A) /* 2 bytes */
|
|
u16 pmc; /* abs.ofs: 20 */
|
|
u8 reserved2[20];
|
|
#define EEPROM_MAC_ADDRESS (2*0x15) /* 6 bytes */
|
|
u8 mac_address[6]; /* abs.ofs: 42 */
|
|
u8 reserved3[58];
|
|
#define EEPROM_BOARD_REVISION (2*0x35) /* 2 bytes */
|
|
u16 board_revision; /* abs.ofs: 106 */
|
|
u8 reserved4[11];
|
|
#define EEPROM_BOARD_PBA_NUMBER (2*0x3B+1) /* 9 bytes */
|
|
u8 board_pba_number[9]; /* abs.ofs: 119 */
|
|
u8 reserved5[8];
|
|
#define EEPROM_VERSION (2*0x44) /* 2 bytes */
|
|
u16 version; /* abs.ofs: 136 */
|
|
#define EEPROM_SKU_CAP (2*0x45) /* 1 bytes */
|
|
u8 sku_cap; /* abs.ofs: 138 */
|
|
#define EEPROM_LEDS_MODE (2*0x45+1) /* 1 bytes */
|
|
u8 leds_mode; /* abs.ofs: 139 */
|
|
#define EEPROM_OEM_MODE (2*0x46) /* 2 bytes */
|
|
u16 oem_mode;
|
|
#define EEPROM_WOWLAN_MODE (2*0x47) /* 2 bytes */
|
|
u16 wowlan_mode; /* abs.ofs: 142 */
|
|
#define EEPROM_LEDS_TIME_INTERVAL (2*0x48) /* 2 bytes */
|
|
u16 leds_time_interval; /* abs.ofs: 144 */
|
|
#define EEPROM_LEDS_OFF_TIME (2*0x49) /* 1 bytes */
|
|
u8 leds_off_time; /* abs.ofs: 146 */
|
|
#define EEPROM_LEDS_ON_TIME (2*0x49+1) /* 1 bytes */
|
|
u8 leds_on_time; /* abs.ofs: 147 */
|
|
#define EEPROM_ALMGOR_M_VERSION (2*0x4A) /* 1 bytes */
|
|
u8 almgor_m_version; /* abs.ofs: 148 */
|
|
#define EEPROM_ANTENNA_SWITCH_TYPE (2*0x4A+1) /* 1 bytes */
|
|
u8 antenna_switch_type; /* abs.ofs: 149 */
|
|
u8 reserved6[42];
|
|
#define EEPROM_REGULATORY_SKU_ID (2*0x60) /* 4 bytes */
|
|
u8 sku_id[4]; /* abs.ofs: 192 */
|
|
|
|
/*
|
|
* Per-channel regulatory data.
|
|
*
|
|
* Each channel that *might* be supported by 3945 or 4965 has a fixed location
|
|
* in EEPROM containing EEPROM_CHANNEL_* usage flags (LSB) and max regulatory
|
|
* txpower (MSB).
|
|
*
|
|
* Entries immediately below are for 20 MHz channel width. FAT (40 MHz)
|
|
* channels (only for 4965, not supported by 3945) appear later in the EEPROM.
|
|
*
|
|
* 2.4 GHz channels 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14
|
|
*/
|
|
#define EEPROM_REGULATORY_BAND_1 (2*0x62) /* 2 bytes */
|
|
u16 band_1_count; /* abs.ofs: 196 */
|
|
#define EEPROM_REGULATORY_BAND_1_CHANNELS (2*0x63) /* 28 bytes */
|
|
struct iwl3945_eeprom_channel band_1_channels[14]; /* abs.ofs: 196 */
|
|
|
|
/*
|
|
* 4.9 GHz channels 183, 184, 185, 187, 188, 189, 192, 196,
|
|
* 5.0 GHz channels 7, 8, 11, 12, 16
|
|
* (4915-5080MHz) (none of these is ever supported)
|
|
*/
|
|
#define EEPROM_REGULATORY_BAND_2 (2*0x71) /* 2 bytes */
|
|
u16 band_2_count; /* abs.ofs: 226 */
|
|
#define EEPROM_REGULATORY_BAND_2_CHANNELS (2*0x72) /* 26 bytes */
|
|
struct iwl3945_eeprom_channel band_2_channels[13]; /* abs.ofs: 228 */
|
|
|
|
/*
|
|
* 5.2 GHz channels 34, 36, 38, 40, 42, 44, 46, 48, 52, 56, 60, 64
|
|
* (5170-5320MHz)
|
|
*/
|
|
#define EEPROM_REGULATORY_BAND_3 (2*0x7F) /* 2 bytes */
|
|
u16 band_3_count; /* abs.ofs: 254 */
|
|
#define EEPROM_REGULATORY_BAND_3_CHANNELS (2*0x80) /* 24 bytes */
|
|
struct iwl3945_eeprom_channel band_3_channels[12]; /* abs.ofs: 256 */
|
|
|
|
/*
|
|
* 5.5 GHz channels 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140
|
|
* (5500-5700MHz)
|
|
*/
|
|
#define EEPROM_REGULATORY_BAND_4 (2*0x8C) /* 2 bytes */
|
|
u16 band_4_count; /* abs.ofs: 280 */
|
|
#define EEPROM_REGULATORY_BAND_4_CHANNELS (2*0x8D) /* 22 bytes */
|
|
struct iwl3945_eeprom_channel band_4_channels[11]; /* abs.ofs: 282 */
|
|
|
|
/*
|
|
* 5.7 GHz channels 145, 149, 153, 157, 161, 165
|
|
* (5725-5825MHz)
|
|
*/
|
|
#define EEPROM_REGULATORY_BAND_5 (2*0x98) /* 2 bytes */
|
|
u16 band_5_count; /* abs.ofs: 304 */
|
|
#define EEPROM_REGULATORY_BAND_5_CHANNELS (2*0x99) /* 12 bytes */
|
|
struct iwl3945_eeprom_channel band_5_channels[6]; /* abs.ofs: 306 */
|
|
|
|
u8 reserved9[194];
|
|
|
|
/*
|
|
* 3945 Txpower calibration data.
|
|
*/
|
|
#define EEPROM_TXPOWER_CALIB_GROUP0 0x200
|
|
#define EEPROM_TXPOWER_CALIB_GROUP1 0x240
|
|
#define EEPROM_TXPOWER_CALIB_GROUP2 0x280
|
|
#define EEPROM_TXPOWER_CALIB_GROUP3 0x2c0
|
|
#define EEPROM_TXPOWER_CALIB_GROUP4 0x300
|
|
#define IWL_NUM_TX_CALIB_GROUPS 5
|
|
struct iwl3945_eeprom_txpower_group groups[IWL_NUM_TX_CALIB_GROUPS];
|
|
/* abs.ofs: 512 */
|
|
#define EEPROM_CALIB_TEMPERATURE_CORRECT 0x340
|
|
struct iwl3945_eeprom_temperature_corr corrections; /* abs.ofs: 832 */
|
|
u8 reserved16[172]; /* fill out to full 1024 byte block */
|
|
} __attribute__ ((packed));
|
|
|
|
#define IWL_EEPROM_IMAGE_SIZE 1024
|
|
|
|
/* End of EEPROM */
|
|
|
|
|
|
#include "iwl-3945-commands.h"
|
|
|
|
#define PCI_LINK_CTRL 0x0F0
|
|
#define PCI_POWER_SOURCE 0x0C8
|
|
#define PCI_REG_WUM8 0x0E8
|
|
#define PCI_CFG_PMC_PME_FROM_D3COLD_SUPPORT (0x80000000)
|
|
|
|
/* SCD (3945 Tx Frame Scheduler) */
|
|
#define SCD_BASE (CSR_BASE + 0x2E00)
|
|
|
|
#define SCD_MODE_REG (SCD_BASE + 0x000)
|
|
#define SCD_ARASTAT_REG (SCD_BASE + 0x004)
|
|
#define SCD_TXFACT_REG (SCD_BASE + 0x010)
|
|
#define SCD_TXF4MF_REG (SCD_BASE + 0x014)
|
|
#define SCD_TXF5MF_REG (SCD_BASE + 0x020)
|
|
#define SCD_SBYP_MODE_1_REG (SCD_BASE + 0x02C)
|
|
#define SCD_SBYP_MODE_2_REG (SCD_BASE + 0x030)
|
|
|
|
/*=== FH (data Flow Handler) ===*/
|
|
#define FH_BASE (0x800)
|
|
|
|
#define FH_CBCC_TABLE (FH_BASE+0x140)
|
|
#define FH_TFDB_TABLE (FH_BASE+0x180)
|
|
#define FH_RCSR_TABLE (FH_BASE+0x400)
|
|
#define FH_RSSR_TABLE (FH_BASE+0x4c0)
|
|
#define FH_TCSR_TABLE (FH_BASE+0x500)
|
|
#define FH_TSSR_TABLE (FH_BASE+0x680)
|
|
|
|
/* TFDB (Transmit Frame Buffer Descriptor) */
|
|
#define FH_TFDB(_channel, buf) \
|
|
(FH_TFDB_TABLE+((_channel)*2+(buf))*0x28)
|
|
#define ALM_FH_TFDB_CHNL_BUF_CTRL_REG(_channel) \
|
|
(FH_TFDB_TABLE + 0x50 * _channel)
|
|
/* CBCC _channel is [0,2] */
|
|
#define FH_CBCC(_channel) (FH_CBCC_TABLE+(_channel)*0x8)
|
|
#define FH_CBCC_CTRL(_channel) (FH_CBCC(_channel)+0x00)
|
|
#define FH_CBCC_BASE(_channel) (FH_CBCC(_channel)+0x04)
|
|
|
|
/* RCSR _channel is [0,2] */
|
|
#define FH_RCSR(_channel) (FH_RCSR_TABLE+(_channel)*0x40)
|
|
#define FH_RCSR_CONFIG(_channel) (FH_RCSR(_channel)+0x00)
|
|
#define FH_RCSR_RBD_BASE(_channel) (FH_RCSR(_channel)+0x04)
|
|
#define FH_RCSR_WPTR(_channel) (FH_RCSR(_channel)+0x20)
|
|
#define FH_RCSR_RPTR_ADDR(_channel) (FH_RCSR(_channel)+0x24)
|
|
|
|
#define FH_RSCSR_CHNL0_WPTR (FH_RCSR_WPTR(0))
|
|
|
|
/* RSSR */
|
|
#define FH_RSSR_CTRL (FH_RSSR_TABLE+0x000)
|
|
#define FH_RSSR_STATUS (FH_RSSR_TABLE+0x004)
|
|
/* TCSR */
|
|
#define FH_TCSR(_channel) (FH_TCSR_TABLE+(_channel)*0x20)
|
|
#define FH_TCSR_CONFIG(_channel) (FH_TCSR(_channel)+0x00)
|
|
#define FH_TCSR_CREDIT(_channel) (FH_TCSR(_channel)+0x04)
|
|
#define FH_TCSR_BUFF_STTS(_channel) (FH_TCSR(_channel)+0x08)
|
|
/* TSSR */
|
|
#define FH_TSSR_CBB_BASE (FH_TSSR_TABLE+0x000)
|
|
#define FH_TSSR_MSG_CONFIG (FH_TSSR_TABLE+0x008)
|
|
#define FH_TSSR_TX_STATUS (FH_TSSR_TABLE+0x010)
|
|
|
|
|
|
/* DBM */
|
|
|
|
#define ALM_FH_SRVC_CHNL (6)
|
|
|
|
#define ALM_FH_RCSR_RX_CONFIG_REG_POS_RBDC_SIZE (20)
|
|
#define ALM_FH_RCSR_RX_CONFIG_REG_POS_IRQ_RBTH (4)
|
|
|
|
#define ALM_FH_RCSR_RX_CONFIG_REG_BIT_WR_STTS_EN (0x08000000)
|
|
|
|
#define ALM_FH_RCSR_RX_CONFIG_REG_VAL_DMA_CHNL_EN_ENABLE (0x80000000)
|
|
|
|
#define ALM_FH_RCSR_RX_CONFIG_REG_VAL_RDRBD_EN_ENABLE (0x20000000)
|
|
|
|
#define ALM_FH_RCSR_RX_CONFIG_REG_VAL_MAX_FRAG_SIZE_128 (0x01000000)
|
|
|
|
#define ALM_FH_RCSR_RX_CONFIG_REG_VAL_IRQ_DEST_INT_HOST (0x00001000)
|
|
|
|
#define ALM_FH_RCSR_RX_CONFIG_REG_VAL_MSG_MODE_FH (0x00000000)
|
|
|
|
#define ALM_FH_TCSR_TX_CONFIG_REG_VAL_MSG_MODE_TXF (0x00000000)
|
|
#define ALM_FH_TCSR_TX_CONFIG_REG_VAL_MSG_MODE_DRIVER (0x00000001)
|
|
|
|
#define ALM_FH_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_DISABLE_VAL (0x00000000)
|
|
#define ALM_FH_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_ENABLE_VAL (0x00000008)
|
|
|
|
#define ALM_FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_HOST_IFTFD (0x00200000)
|
|
|
|
#define ALM_FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_RTC_NOINT (0x00000000)
|
|
|
|
#define ALM_FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_PAUSE (0x00000000)
|
|
#define ALM_FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_ENABLE (0x80000000)
|
|
|
|
#define ALM_FH_TCSR_CHNL_TX_BUF_STS_REG_VAL_TFDB_VALID (0x00004000)
|
|
|
|
#define ALM_FH_TCSR_CHNL_TX_BUF_STS_REG_BIT_TFDB_WPTR (0x00000001)
|
|
|
|
#define ALM_FH_TSSR_TX_MSG_CONFIG_REG_VAL_SNOOP_RD_TXPD_ON (0xFF000000)
|
|
#define ALM_FH_TSSR_TX_MSG_CONFIG_REG_VAL_ORDER_RD_TXPD_ON (0x00FF0000)
|
|
|
|
#define ALM_FH_TSSR_TX_MSG_CONFIG_REG_VAL_MAX_FRAG_SIZE_128B (0x00000400)
|
|
|
|
#define ALM_FH_TSSR_TX_MSG_CONFIG_REG_VAL_SNOOP_RD_TFD_ON (0x00000100)
|
|
#define ALM_FH_TSSR_TX_MSG_CONFIG_REG_VAL_ORDER_RD_CBB_ON (0x00000080)
|
|
|
|
#define ALM_FH_TSSR_TX_MSG_CONFIG_REG_VAL_ORDER_RSP_WAIT_TH (0x00000020)
|
|
#define ALM_FH_TSSR_TX_MSG_CONFIG_REG_VAL_RSP_WAIT_TH (0x00000005)
|
|
|
|
#define ALM_TB_MAX_BYTES_COUNT (0xFFF0)
|
|
|
|
#define ALM_FH_TSSR_TX_STATUS_REG_BIT_BUFS_EMPTY(_channel) \
|
|
((1LU << _channel) << 24)
|
|
#define ALM_FH_TSSR_TX_STATUS_REG_BIT_NO_PEND_REQ(_channel) \
|
|
((1LU << _channel) << 16)
|
|
|
|
#define ALM_FH_TSSR_TX_STATUS_REG_MSK_CHNL_IDLE(_channel) \
|
|
(ALM_FH_TSSR_TX_STATUS_REG_BIT_BUFS_EMPTY(_channel) | \
|
|
ALM_FH_TSSR_TX_STATUS_REG_BIT_NO_PEND_REQ(_channel))
|
|
#define PCI_CFG_REV_ID_BIT_BASIC_SKU (0x40) /* bit 6 */
|
|
#define PCI_CFG_REV_ID_BIT_RTP (0x80) /* bit 7 */
|
|
|
|
#define TFD_QUEUE_MIN 0
|
|
#define TFD_QUEUE_MAX 6
|
|
#define TFD_QUEUE_SIZE_MAX (256)
|
|
|
|
#define IWL_NUM_SCAN_RATES (2)
|
|
|
|
#define IWL_DEFAULT_TX_RETRY 15
|
|
|
|
/*********************************************/
|
|
|
|
#define RFD_SIZE 4
|
|
#define NUM_TFD_CHUNKS 4
|
|
|
|
#define RX_QUEUE_SIZE 256
|
|
#define RX_QUEUE_MASK 255
|
|
#define RX_QUEUE_SIZE_LOG 8
|
|
|
|
#define U32_PAD(n) ((4-(n))&0x3)
|
|
|
|
#define TFD_CTL_COUNT_SET(n) (n << 24)
|
|
#define TFD_CTL_COUNT_GET(ctl) ((ctl >> 24) & 7)
|
|
#define TFD_CTL_PAD_SET(n) (n << 28)
|
|
#define TFD_CTL_PAD_GET(ctl) (ctl >> 28)
|
|
|
|
#define TFD_TX_CMD_SLOTS 256
|
|
#define TFD_CMD_SLOTS 32
|
|
|
|
#define TFD_MAX_PAYLOAD_SIZE (sizeof(struct iwl3945_cmd) - \
|
|
sizeof(struct iwl3945_cmd_meta))
|
|
|
|
/*
|
|
* RX related structures and functions
|
|
*/
|
|
#define RX_FREE_BUFFERS 64
|
|
#define RX_LOW_WATERMARK 8
|
|
|
|
/* Sizes and addresses for instruction and data memory (SRAM) in
|
|
* 3945's embedded processor. Driver access is via HBUS_TARG_MEM_* regs. */
|
|
#define RTC_INST_LOWER_BOUND (0x000000)
|
|
#define ALM_RTC_INST_UPPER_BOUND (0x014000)
|
|
|
|
#define RTC_DATA_LOWER_BOUND (0x800000)
|
|
#define ALM_RTC_DATA_UPPER_BOUND (0x808000)
|
|
|
|
#define ALM_RTC_INST_SIZE (ALM_RTC_INST_UPPER_BOUND - RTC_INST_LOWER_BOUND)
|
|
#define ALM_RTC_DATA_SIZE (ALM_RTC_DATA_UPPER_BOUND - RTC_DATA_LOWER_BOUND)
|
|
|
|
#define IWL_MAX_INST_SIZE ALM_RTC_INST_SIZE
|
|
#define IWL_MAX_DATA_SIZE ALM_RTC_DATA_SIZE
|
|
|
|
/* Size of uCode instruction memory in bootstrap state machine */
|
|
#define IWL_MAX_BSM_SIZE ALM_RTC_INST_SIZE
|
|
|
|
#define IWL_MAX_NUM_QUEUES 8
|
|
|
|
static inline int iwl3945_hw_valid_rtc_data_addr(u32 addr)
|
|
{
|
|
return (addr >= RTC_DATA_LOWER_BOUND) &&
|
|
(addr < ALM_RTC_DATA_UPPER_BOUND);
|
|
}
|
|
|
|
/* Base physical address of iwl3945_shared is provided to FH_TSSR_CBB_BASE
|
|
* and &iwl3945_shared.rx_read_ptr[0] is provided to FH_RCSR_RPTR_ADDR(0) */
|
|
struct iwl3945_shared {
|
|
__le32 tx_base_ptr[8];
|
|
__le32 rx_read_ptr[3];
|
|
} __attribute__ ((packed));
|
|
|
|
struct iwl3945_tfd_frame_data {
|
|
__le32 addr;
|
|
__le32 len;
|
|
} __attribute__ ((packed));
|
|
|
|
struct iwl3945_tfd_frame {
|
|
__le32 control_flags;
|
|
struct iwl3945_tfd_frame_data pa[4];
|
|
u8 reserved[28];
|
|
} __attribute__ ((packed));
|
|
|
|
static inline u8 iwl3945_hw_get_rate(__le16 rate_n_flags)
|
|
{
|
|
return le16_to_cpu(rate_n_flags) & 0xFF;
|
|
}
|
|
|
|
static inline u16 iwl3945_hw_get_rate_n_flags(__le16 rate_n_flags)
|
|
{
|
|
return le16_to_cpu(rate_n_flags);
|
|
}
|
|
|
|
static inline __le16 iwl3945_hw_set_rate_n_flags(u8 rate, u16 flags)
|
|
{
|
|
return cpu_to_le16((u16)rate|flags);
|
|
}
|
|
#endif
|