2bcd1c0cfc
Add support for the msi-address-64 property of a PCI node. This property
specifies the PCI address of MSIIR (message signaled interrupt index
register).
In commit 3da34aae ("powerpc/fsl: Support unique MSI addresses per PCIe Root
Complex"), the msi_addr_hi/msi_addr_lo fields of struct fsl_msi were redefined
from an actual address to just an offset, but the fields were not renamed
accordingly. These fields are replace with a single field, msiir_offset,
to reflect the new meaning.
Signed-off-by: Timur Tabi <timur@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
42 lines
1 KiB
C
42 lines
1 KiB
C
/*
|
|
* Copyright (C) 2007-2008 Freescale Semiconductor, Inc. All rights reserved.
|
|
*
|
|
* Author: Tony Li <tony.li@freescale.com>
|
|
* Jason Jin <Jason.jin@freescale.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation; version 2 of the
|
|
* License.
|
|
*
|
|
*/
|
|
#ifndef _POWERPC_SYSDEV_FSL_MSI_H
|
|
#define _POWERPC_SYSDEV_FSL_MSI_H
|
|
|
|
#include <asm/msi_bitmap.h>
|
|
|
|
#define NR_MSI_REG 8
|
|
#define IRQS_PER_MSI_REG 32
|
|
#define NR_MSI_IRQS (NR_MSI_REG * IRQS_PER_MSI_REG)
|
|
|
|
#define FSL_PIC_IP_MASK 0x0000000F
|
|
#define FSL_PIC_IP_MPIC 0x00000001
|
|
#define FSL_PIC_IP_IPIC 0x00000002
|
|
|
|
struct fsl_msi {
|
|
struct irq_host *irqhost;
|
|
|
|
unsigned long cascade_irq;
|
|
|
|
u32 msiir_offset; /* Offset of MSIIR, relative to start of CCSR */
|
|
void __iomem *msi_regs;
|
|
u32 feature;
|
|
int msi_virqs[NR_MSI_REG];
|
|
|
|
struct msi_bitmap bitmap;
|
|
|
|
struct list_head list; /* support multiple MSI banks */
|
|
};
|
|
|
|
#endif /* _POWERPC_SYSDEV_FSL_MSI_H */
|
|
|