1da177e4c3
Initial git repository build. I'm not bothering with the full history, even though we have it. We can create a separate "historical" git archive of that later if we want to, and in the meantime it's about 3.2GB when imported into git - space that would just make the early git days unnecessarily complicated, when we don't have a lot of good infrastructure for it. Let it rip!
418 lines
10 KiB
C
418 lines
10 KiB
C
/*
|
||
* linux/arch/alpha/kernel/core_apecs.c
|
||
*
|
||
* Rewritten for Apecs from the lca.c from:
|
||
*
|
||
* Written by David Mosberger (davidm@cs.arizona.edu) with some code
|
||
* taken from Dave Rusling's (david.rusling@reo.mts.dec.com) 32-bit
|
||
* bios code.
|
||
*
|
||
* Code common to all APECS core logic chips.
|
||
*/
|
||
|
||
#define __EXTERN_INLINE inline
|
||
#include <asm/io.h>
|
||
#include <asm/core_apecs.h>
|
||
#undef __EXTERN_INLINE
|
||
|
||
#include <linux/types.h>
|
||
#include <linux/pci.h>
|
||
#include <linux/init.h>
|
||
|
||
#include <asm/ptrace.h>
|
||
#include <asm/smp.h>
|
||
|
||
#include "proto.h"
|
||
#include "pci_impl.h"
|
||
|
||
/*
|
||
* NOTE: Herein lie back-to-back mb instructions. They are magic.
|
||
* One plausible explanation is that the i/o controller does not properly
|
||
* handle the system transaction. Another involves timing. Ho hum.
|
||
*/
|
||
|
||
/*
|
||
* BIOS32-style PCI interface:
|
||
*/
|
||
|
||
#define DEBUG_CONFIG 0
|
||
|
||
#if DEBUG_CONFIG
|
||
# define DBGC(args) printk args
|
||
#else
|
||
# define DBGC(args)
|
||
#endif
|
||
|
||
#define vuip volatile unsigned int *
|
||
|
||
/*
|
||
* Given a bus, device, and function number, compute resulting
|
||
* configuration space address and setup the APECS_HAXR2 register
|
||
* accordingly. It is therefore not safe to have concurrent
|
||
* invocations to configuration space access routines, but there
|
||
* really shouldn't be any need for this.
|
||
*
|
||
* Type 0:
|
||
*
|
||
* 3 3|3 3 2 2|2 2 2 2|2 2 2 2|1 1 1 1|1 1 1 1|1 1
|
||
* 3 2|1 0 9 8|7 6 5 4|3 2 1 0|9 8 7 6|5 4 3 2|1 0 9 8|7 6 5 4|3 2 1 0
|
||
* +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+
|
||
* | | | | | | | | | | | | | | | | | | | | | | | |F|F|F|R|R|R|R|R|R|0|0|
|
||
* +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+
|
||
*
|
||
* 31:11 Device select bit.
|
||
* 10:8 Function number
|
||
* 7:2 Register number
|
||
*
|
||
* Type 1:
|
||
*
|
||
* 3 3|3 3 2 2|2 2 2 2|2 2 2 2|1 1 1 1|1 1 1 1|1 1
|
||
* 3 2|1 0 9 8|7 6 5 4|3 2 1 0|9 8 7 6|5 4 3 2|1 0 9 8|7 6 5 4|3 2 1 0
|
||
* +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+
|
||
* | | | | | | | | | | |B|B|B|B|B|B|B|B|D|D|D|D|D|F|F|F|R|R|R|R|R|R|0|1|
|
||
* +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+
|
||
*
|
||
* 31:24 reserved
|
||
* 23:16 bus number (8 bits = 128 possible buses)
|
||
* 15:11 Device number (5 bits)
|
||
* 10:8 function number
|
||
* 7:2 register number
|
||
*
|
||
* Notes:
|
||
* The function number selects which function of a multi-function device
|
||
* (e.g., SCSI and Ethernet).
|
||
*
|
||
* The register selects a DWORD (32 bit) register offset. Hence it
|
||
* doesn't get shifted by 2 bits as we want to "drop" the bottom two
|
||
* bits.
|
||
*/
|
||
|
||
static int
|
||
mk_conf_addr(struct pci_bus *pbus, unsigned int device_fn, int where,
|
||
unsigned long *pci_addr, unsigned char *type1)
|
||
{
|
||
unsigned long addr;
|
||
u8 bus = pbus->number;
|
||
|
||
DBGC(("mk_conf_addr(bus=%d ,device_fn=0x%x, where=0x%x,"
|
||
" pci_addr=0x%p, type1=0x%p)\n",
|
||
bus, device_fn, where, pci_addr, type1));
|
||
|
||
if (bus == 0) {
|
||
int device = device_fn >> 3;
|
||
|
||
/* type 0 configuration cycle: */
|
||
|
||
if (device > 20) {
|
||
DBGC(("mk_conf_addr: device (%d) > 20, returning -1\n",
|
||
device));
|
||
return -1;
|
||
}
|
||
|
||
*type1 = 0;
|
||
addr = (device_fn << 8) | (where);
|
||
} else {
|
||
/* type 1 configuration cycle: */
|
||
*type1 = 1;
|
||
addr = (bus << 16) | (device_fn << 8) | (where);
|
||
}
|
||
*pci_addr = addr;
|
||
DBGC(("mk_conf_addr: returning pci_addr 0x%lx\n", addr));
|
||
return 0;
|
||
}
|
||
|
||
static unsigned int
|
||
conf_read(unsigned long addr, unsigned char type1)
|
||
{
|
||
unsigned long flags;
|
||
unsigned int stat0, value;
|
||
unsigned int haxr2 = 0;
|
||
|
||
local_irq_save(flags); /* avoid getting hit by machine check */
|
||
|
||
DBGC(("conf_read(addr=0x%lx, type1=%d)\n", addr, type1));
|
||
|
||
/* Reset status register to avoid losing errors. */
|
||
stat0 = *(vuip)APECS_IOC_DCSR;
|
||
*(vuip)APECS_IOC_DCSR = stat0;
|
||
mb();
|
||
DBGC(("conf_read: APECS DCSR was 0x%x\n", stat0));
|
||
|
||
/* If Type1 access, must set HAE #2. */
|
||
if (type1) {
|
||
haxr2 = *(vuip)APECS_IOC_HAXR2;
|
||
mb();
|
||
*(vuip)APECS_IOC_HAXR2 = haxr2 | 1;
|
||
DBGC(("conf_read: TYPE1 access\n"));
|
||
}
|
||
|
||
draina();
|
||
mcheck_expected(0) = 1;
|
||
mcheck_taken(0) = 0;
|
||
mb();
|
||
|
||
/* Access configuration space. */
|
||
|
||
/* Some SRMs step on these registers during a machine check. */
|
||
asm volatile("ldl %0,%1; mb; mb" : "=r"(value) : "m"(*(vuip)addr)
|
||
: "$9", "$10", "$11", "$12", "$13", "$14", "memory");
|
||
|
||
if (mcheck_taken(0)) {
|
||
mcheck_taken(0) = 0;
|
||
value = 0xffffffffU;
|
||
mb();
|
||
}
|
||
mcheck_expected(0) = 0;
|
||
mb();
|
||
|
||
#if 1
|
||
/*
|
||
* david.rusling@reo.mts.dec.com. This code is needed for the
|
||
* EB64+ as it does not generate a machine check (why I don't
|
||
* know). When we build kernels for one particular platform
|
||
* then we can make this conditional on the type.
|
||
*/
|
||
draina();
|
||
|
||
/* Now look for any errors. */
|
||
stat0 = *(vuip)APECS_IOC_DCSR;
|
||
DBGC(("conf_read: APECS DCSR after read 0x%x\n", stat0));
|
||
|
||
/* Is any error bit set? */
|
||
if (stat0 & 0xffe0U) {
|
||
/* If not NDEV, print status. */
|
||
if (!(stat0 & 0x0800)) {
|
||
printk("apecs.c:conf_read: got stat0=%x\n", stat0);
|
||
}
|
||
|
||
/* Reset error status. */
|
||
*(vuip)APECS_IOC_DCSR = stat0;
|
||
mb();
|
||
wrmces(0x7); /* reset machine check */
|
||
value = 0xffffffff;
|
||
}
|
||
#endif
|
||
|
||
/* If Type1 access, must reset HAE #2 so normal IO space ops work. */
|
||
if (type1) {
|
||
*(vuip)APECS_IOC_HAXR2 = haxr2 & ~1;
|
||
mb();
|
||
}
|
||
local_irq_restore(flags);
|
||
|
||
return value;
|
||
}
|
||
|
||
static void
|
||
conf_write(unsigned long addr, unsigned int value, unsigned char type1)
|
||
{
|
||
unsigned long flags;
|
||
unsigned int stat0;
|
||
unsigned int haxr2 = 0;
|
||
|
||
local_irq_save(flags); /* avoid getting hit by machine check */
|
||
|
||
/* Reset status register to avoid losing errors. */
|
||
stat0 = *(vuip)APECS_IOC_DCSR;
|
||
*(vuip)APECS_IOC_DCSR = stat0;
|
||
mb();
|
||
|
||
/* If Type1 access, must set HAE #2. */
|
||
if (type1) {
|
||
haxr2 = *(vuip)APECS_IOC_HAXR2;
|
||
mb();
|
||
*(vuip)APECS_IOC_HAXR2 = haxr2 | 1;
|
||
}
|
||
|
||
draina();
|
||
mcheck_expected(0) = 1;
|
||
mb();
|
||
|
||
/* Access configuration space. */
|
||
*(vuip)addr = value;
|
||
mb();
|
||
mb(); /* magic */
|
||
mcheck_expected(0) = 0;
|
||
mb();
|
||
|
||
#if 1
|
||
/*
|
||
* david.rusling@reo.mts.dec.com. This code is needed for the
|
||
* EB64+ as it does not generate a machine check (why I don't
|
||
* know). When we build kernels for one particular platform
|
||
* then we can make this conditional on the type.
|
||
*/
|
||
draina();
|
||
|
||
/* Now look for any errors. */
|
||
stat0 = *(vuip)APECS_IOC_DCSR;
|
||
|
||
/* Is any error bit set? */
|
||
if (stat0 & 0xffe0U) {
|
||
/* If not NDEV, print status. */
|
||
if (!(stat0 & 0x0800)) {
|
||
printk("apecs.c:conf_write: got stat0=%x\n", stat0);
|
||
}
|
||
|
||
/* Reset error status. */
|
||
*(vuip)APECS_IOC_DCSR = stat0;
|
||
mb();
|
||
wrmces(0x7); /* reset machine check */
|
||
}
|
||
#endif
|
||
|
||
/* If Type1 access, must reset HAE #2 so normal IO space ops work. */
|
||
if (type1) {
|
||
*(vuip)APECS_IOC_HAXR2 = haxr2 & ~1;
|
||
mb();
|
||
}
|
||
local_irq_restore(flags);
|
||
}
|
||
|
||
static int
|
||
apecs_read_config(struct pci_bus *bus, unsigned int devfn, int where,
|
||
int size, u32 *value)
|
||
{
|
||
unsigned long addr, pci_addr;
|
||
unsigned char type1;
|
||
long mask;
|
||
int shift;
|
||
|
||
if (mk_conf_addr(bus, devfn, where, &pci_addr, &type1))
|
||
return PCIBIOS_DEVICE_NOT_FOUND;
|
||
|
||
mask = (size - 1) * 8;
|
||
shift = (where & 3) * 8;
|
||
addr = (pci_addr << 5) + mask + APECS_CONF;
|
||
*value = conf_read(addr, type1) >> (shift);
|
||
return PCIBIOS_SUCCESSFUL;
|
||
}
|
||
|
||
static int
|
||
apecs_write_config(struct pci_bus *bus, unsigned int devfn, int where,
|
||
int size, u32 value)
|
||
{
|
||
unsigned long addr, pci_addr;
|
||
unsigned char type1;
|
||
long mask;
|
||
|
||
if (mk_conf_addr(bus, devfn, where, &pci_addr, &type1))
|
||
return PCIBIOS_DEVICE_NOT_FOUND;
|
||
|
||
mask = (size - 1) * 8;
|
||
addr = (pci_addr << 5) + mask + APECS_CONF;
|
||
conf_write(addr, value << ((where & 3) * 8), type1);
|
||
return PCIBIOS_SUCCESSFUL;
|
||
}
|
||
|
||
struct pci_ops apecs_pci_ops =
|
||
{
|
||
.read = apecs_read_config,
|
||
.write = apecs_write_config,
|
||
};
|
||
|
||
void
|
||
apecs_pci_tbi(struct pci_controller *hose, dma_addr_t start, dma_addr_t end)
|
||
{
|
||
wmb();
|
||
*(vip)APECS_IOC_TBIA = 0;
|
||
mb();
|
||
}
|
||
|
||
void __init
|
||
apecs_init_arch(void)
|
||
{
|
||
struct pci_controller *hose;
|
||
|
||
/*
|
||
* Create our single hose.
|
||
*/
|
||
|
||
pci_isa_hose = hose = alloc_pci_controller();
|
||
hose->io_space = &ioport_resource;
|
||
hose->mem_space = &iomem_resource;
|
||
hose->index = 0;
|
||
|
||
hose->sparse_mem_base = APECS_SPARSE_MEM - IDENT_ADDR;
|
||
hose->dense_mem_base = APECS_DENSE_MEM - IDENT_ADDR;
|
||
hose->sparse_io_base = APECS_IO - IDENT_ADDR;
|
||
hose->dense_io_base = 0;
|
||
|
||
/*
|
||
* Set up the PCI to main memory translation windows.
|
||
*
|
||
* Window 1 is direct access 1GB at 1GB
|
||
* Window 2 is scatter-gather 8MB at 8MB (for isa)
|
||
*/
|
||
hose->sg_isa = iommu_arena_new(hose, 0x00800000, 0x00800000, 0);
|
||
hose->sg_pci = NULL;
|
||
__direct_map_base = 0x40000000;
|
||
__direct_map_size = 0x40000000;
|
||
|
||
*(vuip)APECS_IOC_PB1R = __direct_map_base | 0x00080000;
|
||
*(vuip)APECS_IOC_PM1R = (__direct_map_size - 1) & 0xfff00000U;
|
||
*(vuip)APECS_IOC_TB1R = 0;
|
||
|
||
*(vuip)APECS_IOC_PB2R = hose->sg_isa->dma_base | 0x000c0000;
|
||
*(vuip)APECS_IOC_PM2R = (hose->sg_isa->size - 1) & 0xfff00000;
|
||
*(vuip)APECS_IOC_TB2R = virt_to_phys(hose->sg_isa->ptes) >> 1;
|
||
|
||
apecs_pci_tbi(hose, 0, -1);
|
||
|
||
/*
|
||
* Finally, clear the HAXR2 register, which gets used
|
||
* for PCI Config Space accesses. That is the way
|
||
* we want to use it, and we do not want to depend on
|
||
* what ARC or SRM might have left behind...
|
||
*/
|
||
*(vuip)APECS_IOC_HAXR2 = 0;
|
||
mb();
|
||
}
|
||
|
||
void
|
||
apecs_pci_clr_err(void)
|
||
{
|
||
unsigned int jd;
|
||
|
||
jd = *(vuip)APECS_IOC_DCSR;
|
||
if (jd & 0xffe0L) {
|
||
*(vuip)APECS_IOC_SEAR;
|
||
*(vuip)APECS_IOC_DCSR = jd | 0xffe1L;
|
||
mb();
|
||
*(vuip)APECS_IOC_DCSR;
|
||
}
|
||
*(vuip)APECS_IOC_TBIA = (unsigned int)APECS_IOC_TBIA;
|
||
mb();
|
||
*(vuip)APECS_IOC_TBIA;
|
||
}
|
||
|
||
void
|
||
apecs_machine_check(unsigned long vector, unsigned long la_ptr,
|
||
struct pt_regs * regs)
|
||
{
|
||
struct el_common *mchk_header;
|
||
struct el_apecs_procdata *mchk_procdata;
|
||
struct el_apecs_sysdata_mcheck *mchk_sysdata;
|
||
|
||
mchk_header = (struct el_common *)la_ptr;
|
||
|
||
mchk_procdata = (struct el_apecs_procdata *)
|
||
(la_ptr + mchk_header->proc_offset
|
||
- sizeof(mchk_procdata->paltemp));
|
||
|
||
mchk_sysdata = (struct el_apecs_sysdata_mcheck *)
|
||
(la_ptr + mchk_header->sys_offset);
|
||
|
||
|
||
/* Clear the error before any reporting. */
|
||
mb();
|
||
mb(); /* magic */
|
||
draina();
|
||
apecs_pci_clr_err();
|
||
wrmces(0x7); /* reset machine check pending flag */
|
||
mb();
|
||
|
||
process_mcheck_info(vector, la_ptr, regs, "APECS",
|
||
(mcheck_expected(0)
|
||
&& (mchk_sysdata->epic_dcsr & 0x0c00UL)));
|
||
}
|