1394f03221
This adds support for the Analog Devices Blackfin processor architecture, and currently supports the BF533, BF532, BF531, BF537, BF536, BF534, and BF561 (Dual Core) devices, with a variety of development platforms including those avaliable from Analog Devices (BF533-EZKit, BF533-STAMP, BF537-STAMP, BF561-EZKIT), and Bluetechnix! Tinyboards. The Blackfin architecture was jointly developed by Intel and Analog Devices Inc. (ADI) as the Micro Signal Architecture (MSA) core and introduced it in December of 2000. Since then ADI has put this core into its Blackfin processor family of devices. The Blackfin core has the advantages of a clean, orthogonal,RISC-like microprocessor instruction set. It combines a dual-MAC (Multiply/Accumulate), state-of-the-art signal processing engine and single-instruction, multiple-data (SIMD) multimedia capabilities into a single instruction-set architecture. The Blackfin architecture, including the instruction set, is described by the ADSP-BF53x/BF56x Blackfin Processor Programming Reference http://blackfin.uclinux.org/gf/download/frsrelease/29/2549/Blackfin_PRM.pdf The Blackfin processor is already supported by major releases of gcc, and there are binary and source rpms/tarballs for many architectures at: http://blackfin.uclinux.org/gf/project/toolchain/frs There is complete documentation, including "getting started" guides available at: http://docs.blackfin.uclinux.org/ which provides links to the sources and patches you will need in order to set up a cross-compiling environment for bfin-linux-uclibc This patch, as well as the other patches (toolchain, distribution, uClibc) are actively supported by Analog Devices Inc, at: http://blackfin.uclinux.org/ We have tested this on LTP, and our test plan (including pass/fails) can be found at: http://docs.blackfin.uclinux.org/doku.php?id=testing_the_linux_kernel [m.kozlowski@tuxland.pl: balance parenthesis in blackfin header files] Signed-off-by: Bryan Wu <bryan.wu@analog.com> Signed-off-by: Mariusz Kozlowski <m.kozlowski@tuxland.pl> Signed-off-by: Aubrey Li <aubrey.li@analog.com> Signed-off-by: Jie Zhang <jie.zhang@analog.com> Signed-off-by: Andrew Morton <akpm@linux-foundation.org> Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
70 lines
2.5 KiB
C
70 lines
2.5 KiB
C
/*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file COPYING in the main directory of this archive
|
|
* for more details.
|
|
*
|
|
* Changed by HuTao Apr18, 2003
|
|
*
|
|
* Copyright was missing when I got the code so took from MIPS arch ...MaTed---
|
|
* Copyright (C) 1994 by Waldorf GMBH, written by Ralf Baechle
|
|
* Copyright (C) 1995, 96, 97, 98, 99, 2000, 2001 by Ralf Baechle
|
|
*
|
|
* Adapted for BlackFin (ADI) by Ted Ma <mated@sympatico.ca>
|
|
* Copyright (c) 2002 Arcturus Networks Inc. (www.arcturusnetworks.com)
|
|
* Copyright (c) 2002 Lineo, Inc. <mattw@lineo.com>
|
|
*/
|
|
|
|
#ifndef _BFIN_IRQ_H_
|
|
#define _BFIN_IRQ_H_
|
|
|
|
#include <asm/mach/irq.h>
|
|
#include <asm/ptrace.h>
|
|
|
|
/*******************************************************************************
|
|
***** INTRODUCTION ***********
|
|
* On the Blackfin, the interrupt structure allows remmapping of the hardware
|
|
* levels.
|
|
* - I'm going to assume that the H/W level is going to stay at the default
|
|
* settings. If someone wants to go through and abstart this out, feel free
|
|
* to mod the interrupt numbering scheme.
|
|
* - I'm abstracting the interrupts so that uClinux does not know anything
|
|
* about the H/W levels. If you want to change the H/W AND keep the abstracted
|
|
* levels that uClinux sees, you should be able to do most of it here.
|
|
* - I've left the "abstract" numbering sparce in case someone wants to pull the
|
|
* interrupts apart (just the TX/RX for the various devices)
|
|
*******************************************************************************/
|
|
|
|
/* SYS_IRQS and NR_IRQS are defined in <asm/mach-bf5xx/irq.h>*/
|
|
|
|
/*
|
|
* Machine specific interrupt sources.
|
|
*
|
|
* Adding an interrupt service routine for a source with this bit
|
|
* set indicates a special machine specific interrupt source.
|
|
* The machine specific files define these sources.
|
|
*
|
|
* The IRQ_MACHSPEC bit is now gone - the only thing it did was to
|
|
* introduce unnecessary overhead.
|
|
*
|
|
* All interrupt handling is actually machine specific so it is better
|
|
* to use function pointers, as used by the Sparc port, and select the
|
|
* interrupt handling functions when initializing the kernel. This way
|
|
* we save some unnecessary overhead at run-time.
|
|
* 01/11/97 - Jes
|
|
*/
|
|
|
|
extern void ack_bad_irq(unsigned int irq);
|
|
|
|
static __inline__ int irq_canonicalize(int irq)
|
|
{
|
|
return irq;
|
|
}
|
|
|
|
/* count of spurious interrupts */
|
|
/* extern volatile unsigned int num_spurious; */
|
|
|
|
#ifndef NO_IRQ
|
|
#define NO_IRQ ((unsigned int)(-1))
|
|
#endif
|
|
|
|
#endif /* _BFIN_IRQ_H_ */
|