8936640974
AFTR mode support brings reduced energy consumption and is a prerequisite for more advanced W-AFTR/LPA power saving modes. AFTR mode has been already supported on other Exynos SoCs for few years and this patch adds its support for Exynos3250 SoC. The differences in Exynos3250 SoC AFTR mode support when compared to Exynos4x12 SoCs are: - different secure firmware calls are used - different S5P_WAKEUP_MASK wakeup mask is used - S5P_WAKEUP_MASK2 wakeup mask needs to be set in addition to the standard S5P_WAKEUP_MASK one - C2_STATE BOOT mode flag needs to be set/cleared pre/post AFTR Cc: Daniel Lezcano <daniel.lezcano@linaro.org> Signed-off-by: Bartlomiej Zolnierkiewicz <b.zolnierkie@samsung.com> Acked-by: Kyungmin Park <kyungmin.park@samsung.com> Tested-by: Chanwoo Choi <cw00.choi@samsung.com> Signed-off-by: Kukjin Kim <kgene@kernel.org>
44 lines
1.1 KiB
C
44 lines
1.1 KiB
C
/*
|
|
* Copyright (c) 2012 Samsung Electronics.
|
|
*
|
|
* EXYNOS - SMC Call
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#ifndef __ASM_ARCH_EXYNOS_SMC_H
|
|
#define __ASM_ARCH_EXYNOS_SMC_H
|
|
|
|
#define SMC_CMD_INIT (-1)
|
|
#define SMC_CMD_INFO (-2)
|
|
/* For Power Management */
|
|
#define SMC_CMD_SLEEP (-3)
|
|
#define SMC_CMD_CPU1BOOT (-4)
|
|
#define SMC_CMD_CPU0AFTR (-5)
|
|
#define SMC_CMD_SAVE (-6)
|
|
#define SMC_CMD_SHUTDOWN (-7)
|
|
/* For CP15 Access */
|
|
#define SMC_CMD_C15RESUME (-11)
|
|
/* For L2 Cache Access */
|
|
#define SMC_CMD_L2X0CTRL (-21)
|
|
#define SMC_CMD_L2X0SETUP1 (-22)
|
|
#define SMC_CMD_L2X0SETUP2 (-23)
|
|
#define SMC_CMD_L2X0INVALL (-24)
|
|
#define SMC_CMD_L2X0DEBUG (-25)
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
extern void exynos_smc(u32 cmd, u32 arg1, u32 arg2, u32 arg3);
|
|
|
|
#endif /* __ASSEMBLY__ */
|
|
|
|
/* op type for SMC_CMD_SAVE and SMC_CMD_SHUTDOWN */
|
|
#define OP_TYPE_CORE 0x0
|
|
#define OP_TYPE_CLUSTER 0x1
|
|
|
|
/* Power State required for SMC_CMD_SAVE and SMC_CMD_SHUTDOWN */
|
|
#define SMC_POWERSTATE_IDLE 0x1
|
|
|
|
#endif
|