035e111f9a
The two chips are somewhat different, and needs different handling. Adds handing of the dma, dram initialization, hardware settings, io, memory arbiter and pinmux Also moves the dma, dram initialization and io from CRIS v32 common files.
70 lines
2.3 KiB
ArmAsm
70 lines
2.3 KiB
ArmAsm
/*
|
|
* This table is used by some tools to extract hardware parameters.
|
|
* The table should be included in the kernel and the decompressor.
|
|
* Don't forget to update the tools if you change this table.
|
|
*
|
|
* Copyright (C) 2001-2007 Axis Communications AB
|
|
*
|
|
* Authors: Mikael Starvik <starvik@axis.com>
|
|
*/
|
|
|
|
#include <hwregs/asm/reg_map_asm.h>
|
|
#include <hwregs/asm/bif_core_defs_asm.h>
|
|
#include <hwregs/asm/gio_defs_asm.h>
|
|
|
|
.ascii "HW_PARAM_MAGIC" ; Magic number
|
|
.dword 0xc0004000 ; Kernel start address
|
|
|
|
; Debug port
|
|
#ifdef CONFIG_ETRAX_DEBUG_PORT0
|
|
.dword 0
|
|
#elif defined(CONFIG_ETRAX_DEBUG_PORT1)
|
|
.dword 1
|
|
#elif defined(CONFIG_ETRAX_DEBUG_PORT2)
|
|
.dword 2
|
|
#elif defined(CONFIG_ETRAX_DEBUG_PORT3)
|
|
.dword 3
|
|
#else
|
|
.dword 4 ; No debug
|
|
#endif
|
|
|
|
; Register values
|
|
.dword REG_ADDR(bif_core, regi_bif_core, rw_grp1_cfg)
|
|
.dword CONFIG_ETRAX_MEM_GRP1_CONFIG
|
|
.dword REG_ADDR(bif_core, regi_bif_core, rw_grp2_cfg)
|
|
.dword CONFIG_ETRAX_MEM_GRP2_CONFIG
|
|
.dword REG_ADDR(bif_core, regi_bif_core, rw_grp3_cfg)
|
|
.dword CONFIG_ETRAX_MEM_GRP3_CONFIG
|
|
.dword REG_ADDR(bif_core, regi_bif_core, rw_grp4_cfg)
|
|
.dword CONFIG_ETRAX_MEM_GRP4_CONFIG
|
|
.dword REG_ADDR(bif_core, regi_bif_core, rw_sdram_cfg_grp0)
|
|
.dword CONFIG_ETRAX_SDRAM_GRP0_CONFIG
|
|
.dword REG_ADDR(bif_core, regi_bif_core, rw_sdram_cfg_grp1)
|
|
.dword CONFIG_ETRAX_SDRAM_GRP1_CONFIG
|
|
.dword REG_ADDR(bif_core, regi_bif_core, rw_sdram_timing)
|
|
.dword CONFIG_ETRAX_SDRAM_TIMING
|
|
.dword REG_ADDR(bif_core, regi_bif_core, rw_sdram_cmd)
|
|
.dword CONFIG_ETRAX_SDRAM_COMMAND
|
|
|
|
.dword REG_ADDR(gio, regi_gio, rw_pa_dout)
|
|
.dword CONFIG_ETRAX_DEF_GIO_PA_OUT
|
|
.dword REG_ADDR(gio, regi_gio, rw_pa_oe)
|
|
.dword CONFIG_ETRAX_DEF_GIO_PA_OE
|
|
.dword REG_ADDR(gio, regi_gio, rw_pb_dout)
|
|
.dword CONFIG_ETRAX_DEF_GIO_PB_OUT
|
|
.dword REG_ADDR(gio, regi_gio, rw_pb_oe)
|
|
.dword CONFIG_ETRAX_DEF_GIO_PB_OE
|
|
.dword REG_ADDR(gio, regi_gio, rw_pc_dout)
|
|
.dword CONFIG_ETRAX_DEF_GIO_PC_OUT
|
|
.dword REG_ADDR(gio, regi_gio, rw_pc_oe)
|
|
.dword CONFIG_ETRAX_DEF_GIO_PC_OE
|
|
.dword REG_ADDR(gio, regi_gio, rw_pd_dout)
|
|
.dword CONFIG_ETRAX_DEF_GIO_PD_OUT
|
|
.dword REG_ADDR(gio, regi_gio, rw_pd_oe)
|
|
.dword CONFIG_ETRAX_DEF_GIO_PD_OE
|
|
.dword REG_ADDR(gio, regi_gio, rw_pe_dout)
|
|
.dword CONFIG_ETRAX_DEF_GIO_PE_OUT
|
|
.dword REG_ADDR(gio, regi_gio, rw_pe_oe)
|
|
.dword CONFIG_ETRAX_DEF_GIO_PE_OE
|
|
|
|
.dword 0 ; No more register values
|