190de00538
This reworks the boot wrapper library function that probes the chip clocks. Better separate the base function that is used on 440GX,SPe,EP,... from the uart fixups as those need different device-tree path on different processors. Also, rework the function itself based on the arch/ppc code from Eugene Surovegin which I find more readable, and which handles one more bypass case. Also handle the subtle difference between 440EP/EPx and 440SPe/GX, on the former, PerClk is derived from the PLB clock while on the later, it's derived from the OPB. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org> Signed-off-by: Josh Boyer <jwboyer@linux.vnet.ibm.com>
31 lines
1.1 KiB
C
31 lines
1.1 KiB
C
/*
|
|
* PowerPC 4xx related functions
|
|
*
|
|
* Copyright 2007 IBM Corporation.
|
|
* Josh Boyer <jwboyer@linux.vnet.ibm.com>
|
|
*
|
|
* This file is licensed under the terms of the GNU General Public
|
|
* License version 2. This program is licensed "as is" without any
|
|
* warranty of any kind, whether express or implied.
|
|
*/
|
|
#ifndef _POWERPC_BOOT_4XX_H_
|
|
#define _POWERPC_BOOT_4XX_H_
|
|
|
|
void ibm4xx_sdram_fixup_memsize(void);
|
|
void ibm440spe_fixup_memsize(void);
|
|
void ibm4xx_denali_fixup_memsize(void);
|
|
void ibm44x_dbcr_reset(void);
|
|
void ibm40x_dbcr_reset(void);
|
|
void ibm4xx_quiesce_eth(u32 *emac0, u32 *emac1);
|
|
void ibm4xx_fixup_ebc_ranges(const char *ebc);
|
|
|
|
void ibm405gp_fixup_clocks(unsigned int sys_clk, unsigned int ser_clk);
|
|
void ibm440gp_fixup_clocks(unsigned int sys_clk, unsigned int ser_clk);
|
|
void ibm440ep_fixup_clocks(unsigned int sys_clk, unsigned int ser_clk,
|
|
unsigned int tmr_clk);
|
|
void ibm440gx_fixup_clocks(unsigned int sys_clk, unsigned int ser_clk,
|
|
unsigned int tmr_clk);
|
|
void ibm440spe_fixup_clocks(unsigned int sys_clk, unsigned int ser_clk,
|
|
unsigned int tmr_clk);
|
|
|
|
#endif /* _POWERPC_BOOT_4XX_H_ */
|