33d5c01915
The Tegra114 is a quad cores SoC. Each core can be hotplugged including CPU0. The hotplug sequence can be controlled by setting event trigger in flow controller. Then the flow controller will take care all the power sequence that include CPU up and down. Signed-off-by: Joseph Lo <josephl@nvidia.com> Signed-off-by: Stephen Warren <swarren@nvidia.com>
40 lines
1.3 KiB
Makefile
40 lines
1.3 KiB
Makefile
asflags-y += -march=armv7-a
|
|
|
|
obj-y += common.o
|
|
obj-y += io.o
|
|
obj-y += irq.o
|
|
obj-y += fuse.o
|
|
obj-y += pmc.o
|
|
obj-y += flowctrl.o
|
|
obj-y += powergate.o
|
|
obj-y += apbio.o
|
|
obj-y += pm.o
|
|
obj-y += reset.o
|
|
obj-y += reset-handler.o
|
|
obj-y += sleep.o
|
|
obj-y += tegra.o
|
|
obj-$(CONFIG_CPU_IDLE) += cpuidle.o
|
|
obj-$(CONFIG_ARCH_TEGRA_2x_SOC) += tegra20_speedo.o
|
|
obj-$(CONFIG_ARCH_TEGRA_2x_SOC) += tegra2_emc.o
|
|
obj-$(CONFIG_ARCH_TEGRA_2x_SOC) += sleep-tegra20.o
|
|
ifeq ($(CONFIG_CPU_IDLE),y)
|
|
obj-$(CONFIG_ARCH_TEGRA_2x_SOC) += cpuidle-tegra20.o
|
|
endif
|
|
obj-$(CONFIG_ARCH_TEGRA_3x_SOC) += tegra30_speedo.o
|
|
obj-$(CONFIG_ARCH_TEGRA_3x_SOC) += sleep-tegra30.o
|
|
ifeq ($(CONFIG_CPU_IDLE),y)
|
|
obj-$(CONFIG_ARCH_TEGRA_3x_SOC) += cpuidle-tegra30.o
|
|
endif
|
|
obj-$(CONFIG_SMP) += platsmp.o headsmp.o
|
|
obj-$(CONFIG_HOTPLUG_CPU) += hotplug.o
|
|
obj-$(CONFIG_TEGRA_PCI) += pcie.o
|
|
|
|
obj-$(CONFIG_ARCH_TEGRA_114_SOC) += tegra114_speedo.o
|
|
obj-$(CONFIG_ARCH_TEGRA_114_SOC) += sleep-tegra30.o
|
|
ifeq ($(CONFIG_CPU_IDLE),y)
|
|
obj-$(CONFIG_ARCH_TEGRA_114_SOC) += cpuidle-tegra114.o
|
|
endif
|
|
|
|
obj-$(CONFIG_ARCH_TEGRA_2x_SOC) += board-harmony-pcie.o
|
|
|
|
obj-$(CONFIG_ARCH_TEGRA_2x_SOC) += board-paz00.o
|