a2865197a5
We had 3 versions of this function in clock support for MX1/2/3 Use a single one instead. I picked the one from the MX3 as it seems to calculate more accurate as the other ones. Also, on MX27 and MX31 mfn can be negative, this hasn't been handled correctly on MX27 since now. This patch has been tested on MX27 and MX31 and produces the same clock frequencies for me. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
69 lines
2.5 KiB
C
69 lines
2.5 KiB
C
/*
|
|
* Copyright 2005-2007 Freescale Semiconductor, Inc. All Rights Reserved.
|
|
* Copyright 2008 Juergen Beisert, kernel@pengutronix.de
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation; either version 2
|
|
* of the License, or (at your option) any later version.
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
|
|
* MA 02110-1301, USA.
|
|
*/
|
|
|
|
#ifndef __ASM_ARCH_MXC_CLOCK_H__
|
|
#define __ASM_ARCH_MXC_CLOCK_H__
|
|
|
|
#ifndef __ASSEMBLY__
|
|
#include <linux/list.h>
|
|
|
|
struct module;
|
|
|
|
struct clk {
|
|
struct list_head node;
|
|
struct module *owner;
|
|
const char *name;
|
|
int id;
|
|
/* Source clock this clk depends on */
|
|
struct clk *parent;
|
|
/* Secondary clock to enable/disable with this clock */
|
|
struct clk *secondary;
|
|
/* Reference count of clock enable/disable */
|
|
__s8 usecount;
|
|
/* Register bit position for clock's enable/disable control. */
|
|
u8 enable_shift;
|
|
/* Register address for clock's enable/disable control. */
|
|
void __iomem *enable_reg;
|
|
u32 flags;
|
|
/* get the current clock rate (always a fresh value) */
|
|
unsigned long (*get_rate) (struct clk *);
|
|
/* Function ptr to set the clock to a new rate. The rate must match a
|
|
supported rate returned from round_rate. Leave blank if clock is not
|
|
programmable */
|
|
int (*set_rate) (struct clk *, unsigned long);
|
|
/* Function ptr to round the requested clock rate to the nearest
|
|
supported rate that is less than or equal to the requested rate. */
|
|
unsigned long (*round_rate) (struct clk *, unsigned long);
|
|
/* Function ptr to enable the clock. Leave blank if clock can not
|
|
be gated. */
|
|
int (*enable) (struct clk *);
|
|
/* Function ptr to disable the clock. Leave blank if clock can not
|
|
be gated. */
|
|
void (*disable) (struct clk *);
|
|
/* Function ptr to set the parent clock of the clock. */
|
|
int (*set_parent) (struct clk *, struct clk *);
|
|
};
|
|
|
|
int clk_register(struct clk *clk);
|
|
void clk_unregister(struct clk *clk);
|
|
|
|
unsigned long mxc_decode_pll(unsigned int pll, u32 f_ref);
|
|
|
|
#endif /* __ASSEMBLY__ */
|
|
#endif /* __ASM_ARCH_MXC_CLOCK_H__ */
|