02c981c07b
SiRFprimaII is the latest generation application processor from CSR’s Multifunction SoC product family. Designed around an ARM cortex A9 core, high-speed memory bus, advanced 3D accelerator and full-HD multi-format video decoder, SiRFprimaII is able to meet the needs of complicated applications for modern multifunction devices that require heavy concurrent applications and fluid user experience. Integrated with GPS baseband, analog and PMU, this new platform is designed to provide a cost effective solution for Automotive and Consumer markets. This patch adds the basic support for this SoC and EVB board based on device tree. It is following the ZYNQ of Xilinx in some degree. Signed-off-by: Binghua Duan <Binghua.Duan@csr.com> Signed-off-by: Rongjun Ying <Rongjun.Ying@csr.com> Signed-off-by: Zhiwu Song <Zhiwu.Song@csr.com> Signed-off-by: Yuping Luo <Yuping.Luo@csr.com> Signed-off-by: Bin Shi <Bin.Shi@csr.com> Signed-off-by: Huayi Li <Huayi.Li@csr.com> Signed-off-by: Barry Song <Baohua.Song@csr.com> Reviewed-by: Arnd Bergmann <arnd@arndb.de>
21 lines
495 B
C
21 lines
495 B
C
/*
|
||
* arch/arm/mach-prima2/include/mach/memory.h
|
||
*
|
||
* Copyright (c) 2010 – 2011 Cambridge Silicon Radio Limited, a CSR plc group company.
|
||
*
|
||
* Licensed under GPLv2 or later.
|
||
*/
|
||
|
||
#ifndef __ASM_ARCH_MEMORY_H
|
||
#define __ASM_ARCH_MEMORY_H
|
||
|
||
#define PLAT_PHYS_OFFSET UL(0x00000000)
|
||
|
||
/*
|
||
* Restrict DMA-able region to workaround silicon limitation.
|
||
* The limitation restricts buffers available for DMA to SD/MMC
|
||
* hardware to be below 256MB
|
||
*/
|
||
#define ARM_DMA_ZONE_SIZE (SZ_256M)
|
||
|
||
#endif
|