14497d31e6
The Freescale hypervisor does not allow guests to write to the timebase registers (virtualizing the timebase register was deemed too complicated), so don't try to synchronize the timebase registers when we're running under the hypervisor. This typically happens when kexec support is enabled. Signed-off-by: Timur Tabi <timur@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
99 lines
2.4 KiB
C
99 lines
2.4 KiB
C
/*
|
|
* P5020 DS Setup
|
|
*
|
|
* Maintained by Kumar Gala (see MAINTAINERS for contact information)
|
|
*
|
|
* Copyright 2009-2010 Freescale Semiconductor Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
* option) any later version.
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/pci.h>
|
|
#include <linux/kdev_t.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/phy.h>
|
|
|
|
#include <asm/system.h>
|
|
#include <asm/time.h>
|
|
#include <asm/machdep.h>
|
|
#include <asm/pci-bridge.h>
|
|
#include <mm/mmu_decl.h>
|
|
#include <asm/prom.h>
|
|
#include <asm/udbg.h>
|
|
#include <asm/mpic.h>
|
|
|
|
#include <linux/of_platform.h>
|
|
#include <sysdev/fsl_soc.h>
|
|
#include <sysdev/fsl_pci.h>
|
|
#include <asm/ehv_pic.h>
|
|
|
|
#include "corenet_ds.h"
|
|
|
|
/*
|
|
* Called very early, device-tree isn't unflattened
|
|
*/
|
|
static int __init p5020_ds_probe(void)
|
|
{
|
|
unsigned long root = of_get_flat_dt_root();
|
|
#ifdef CONFIG_SMP
|
|
extern struct smp_ops_t smp_85xx_ops;
|
|
#endif
|
|
|
|
if (of_flat_dt_is_compatible(root, "fsl,P5020DS"))
|
|
return 1;
|
|
|
|
/* Check if we're running under the Freescale hypervisor */
|
|
if (of_flat_dt_is_compatible(root, "fsl,P5020DS-hv")) {
|
|
ppc_md.init_IRQ = ehv_pic_init;
|
|
ppc_md.get_irq = ehv_pic_get_irq;
|
|
ppc_md.restart = fsl_hv_restart;
|
|
ppc_md.power_off = fsl_hv_halt;
|
|
ppc_md.halt = fsl_hv_halt;
|
|
#ifdef CONFIG_SMP
|
|
/*
|
|
* Disable the timebase sync operations because we can't write
|
|
* to the timebase registers under the hypervisor.
|
|
*/
|
|
smp_85xx_ops.give_timebase = NULL;
|
|
smp_85xx_ops.take_timebase = NULL;
|
|
#endif
|
|
return 1;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
define_machine(p5020_ds) {
|
|
.name = "P5020 DS",
|
|
.probe = p5020_ds_probe,
|
|
.setup_arch = corenet_ds_setup_arch,
|
|
.init_IRQ = corenet_ds_pic_init,
|
|
#ifdef CONFIG_PCI
|
|
.pcibios_fixup_bus = fsl_pcibios_fixup_bus,
|
|
#endif
|
|
/* coreint doesn't play nice with lazy EE, use legacy mpic for now */
|
|
#ifdef CONFIG_PPC64
|
|
.get_irq = mpic_get_irq,
|
|
#else
|
|
.get_irq = mpic_get_coreint_irq,
|
|
#endif
|
|
.restart = fsl_rstcr_restart,
|
|
.calibrate_decr = generic_calibrate_decr,
|
|
.progress = udbg_progress,
|
|
#ifdef CONFIG_PPC64
|
|
.power_save = book3e_idle,
|
|
#else
|
|
.power_save = e500_idle,
|
|
#endif
|
|
};
|
|
|
|
machine_device_initcall(p5020_ds, corenet_ds_publish_devices);
|
|
|
|
#ifdef CONFIG_SWIOTLB
|
|
machine_arch_initcall(p5020_ds, swiotlb_setup_bus_notifier);
|
|
#endif
|