5a3d965190
When configured as a specific low power state: MFP_LPM_DRIVE_LOW, MFP_LPM_DRIVE_HIGH, the corresponding GPDR register bit during low power mode shall be re-configured as output (if they are not configured so), thus the PGSRx bits can output. Create an additional low power values GPDR registers, and properly save/restore the GAFR + GPDR registers when doing suspend/resume. Signed-off-by: Eric Miao <eric.miao@marvell.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
69 lines
2.2 KiB
C
69 lines
2.2 KiB
C
/*
|
|
* linux/arch/arm/mach-pxa/generic.h
|
|
*
|
|
* Author: Nicolas Pitre
|
|
* Copyright: MontaVista Software Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
typedef int (*set_wake_t)(unsigned int, unsigned int);
|
|
|
|
struct sys_timer;
|
|
|
|
extern struct sys_timer pxa_timer;
|
|
extern void __init pxa_init_irq(int irq_nr, set_wake_t fn);
|
|
extern void __init pxa_init_gpio(int gpio_nr, set_wake_t fn);
|
|
extern void __init pxa25x_init_irq(void);
|
|
extern void __init pxa27x_init_irq(void);
|
|
extern void __init pxa3xx_init_irq(void);
|
|
extern void __init pxa_map_io(void);
|
|
|
|
extern unsigned int get_clk_frequency_khz(int info);
|
|
extern int pxa_last_gpio;
|
|
|
|
#define SET_BANK(__nr,__start,__size) \
|
|
mi->bank[__nr].start = (__start), \
|
|
mi->bank[__nr].size = (__size), \
|
|
mi->bank[__nr].node = (((unsigned)(__start) - PHYS_OFFSET) >> 27)
|
|
|
|
#define ARRAY_AND_SIZE(x) (x), ARRAY_SIZE(x)
|
|
|
|
#ifdef CONFIG_PXA25x
|
|
extern unsigned pxa25x_get_clk_frequency_khz(int);
|
|
extern unsigned pxa25x_get_memclk_frequency_10khz(void);
|
|
#else
|
|
#define pxa25x_get_clk_frequency_khz(x) (0)
|
|
#define pxa25x_get_memclk_frequency_10khz() (0)
|
|
#endif
|
|
|
|
#ifdef CONFIG_PXA27x
|
|
extern unsigned pxa27x_get_clk_frequency_khz(int);
|
|
extern unsigned pxa27x_get_memclk_frequency_10khz(void);
|
|
#else
|
|
#define pxa27x_get_clk_frequency_khz(x) (0)
|
|
#define pxa27x_get_memclk_frequency_10khz() (0)
|
|
#endif
|
|
|
|
#if defined(CONFIG_PXA25x) || defined(CONFIG_PXA27x)
|
|
extern void pxa2xx_clear_reset_status(unsigned int);
|
|
#else
|
|
static inline void pxa2xx_clear_reset_status(unsigned int mask) {}
|
|
#endif
|
|
|
|
#ifdef CONFIG_PXA3xx
|
|
extern unsigned pxa3xx_get_clk_frequency_khz(int);
|
|
extern unsigned pxa3xx_get_memclk_frequency_10khz(void);
|
|
extern void pxa3xx_clear_reset_status(unsigned int);
|
|
#else
|
|
#define pxa3xx_get_clk_frequency_khz(x) (0)
|
|
#define pxa3xx_get_memclk_frequency_10khz() (0)
|
|
static inline void pxa3xx_clear_reset_status(unsigned int mask) {}
|
|
#endif
|
|
|
|
extern struct sysdev_class pxa_irq_sysclass;
|
|
extern struct sysdev_class pxa_gpio_sysclass;
|
|
extern struct sysdev_class pxa2xx_mfp_sysclass;
|
|
extern struct sysdev_class pxa3xx_mfp_sysclass;
|