f55b2b56cd
This registers the memory ranges for I/O, non-prefetched and prefetched memory and configuration space for the PCIv3 bridge and let us fetch these basic memory resources from the device tree in the device tree boot path. Remove the stepping stone platform device. This is an either/or approach - the platform data path is mutually exclusive to the plain platform data path and provided addresses from the device tree have to be correct. This adds the interrupt-map property to the PCIv3 DTS file and makes the bridge obtain mappings from the device tree. Acked-by: Arnd Bergmann <arnd@arndb.de> Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
15 lines
465 B
Text
15 lines
465 B
Text
V3 Semiconductor V360 EPC PCI bridge
|
|
|
|
This bridge is found in the ARM Integrator/AP (Application Platform)
|
|
|
|
Integrator-specific notes:
|
|
|
|
- syscon: should contain a link to the syscon device node (since
|
|
on the Integrator, some registers in the syscon are required to
|
|
operate the V3).
|
|
|
|
V360 EPC specific notes:
|
|
|
|
- reg: should contain the base address of the V3 adapter.
|
|
- interrupts: should contain a reference to the V3 error interrupt
|
|
as routed on the system.
|