1d22924e1c
The AXM55xx family consists of devices that may contain up to 16 ARM Cortex-A15 cores (in a 4x4 cluster configuration). The cores within each cluster share an L2 cache, and the clusters are connected to each other via a CCN-504 cache coherent interconnect. This machine requires CONFIG_ARM_LPAE enabled as all peripherals are located above 4GB in the memory map. Signed-off-by: Anders Berg <anders.berg@lsi.com> Acked-by: Linus Walleij <linus.walleij@linaro.org> Signed-off-by: Arnd Bergmann <arnd@arndb.de>
16 lines
426 B
Text
16 lines
426 B
Text
config ARCH_AXXIA
|
|
bool "LSI Axxia platforms" if (ARCH_MULTI_V7 && ARM_LPAE)
|
|
select ARCH_DMA_ADDR_T_64BIT
|
|
select ARM_AMBA
|
|
select ARM_GIC
|
|
select ARM_TIMER_SP804
|
|
select HAVE_ARM_ARCH_TIMER
|
|
select MFD_SYSCON
|
|
select MIGHT_HAVE_PCI
|
|
select PCI_DOMAINS if PCI
|
|
select ZONE_DMA
|
|
help
|
|
This enables support for the LSI Axxia devices.
|
|
|
|
The LSI Axxia platforms require a Flattened Device Tree to be passed
|
|
to the kernel.
|