8e4971175a
To make source code of loongson sharable to the machines(such as gdium) made by the other companies, we rename arch/mips/lemote to arch/mips/loongson, asm/mach-lemote to asm/mach-loongson, and rename lm2e to the name of the machine: fuloong-2e. accordingly, FULONG are renamed to FULOONG2E to make it distinguishable to the future FULOONG2F. and also, some other relative tuning is needed. Signed-off-by: Wu Zhangjin <wuzhangjin@gmail.com> Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
111 lines
2.6 KiB
C
111 lines
2.6 KiB
C
/*
|
|
* Copyright (C) 2007 Lemote Inc. & Insititute of Computing Technology
|
|
* Author: Fuxin Zhang, zhangfx@lemote.com
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
* option) any later version.
|
|
*/
|
|
#include <linux/delay.h>
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <asm/irq_cpu.h>
|
|
#include <asm/i8259.h>
|
|
|
|
#include <loongson.h>
|
|
/*
|
|
* the first level int-handler will jump here if it is a bonito irq
|
|
*/
|
|
static void bonito_irqdispatch(void)
|
|
{
|
|
u32 int_status;
|
|
int i;
|
|
|
|
/* workaround the IO dma problem: let cpu looping to allow DMA finish */
|
|
int_status = BONITO_INTISR;
|
|
if (int_status & (1 << 10)) {
|
|
while (int_status & (1 << 10)) {
|
|
udelay(1);
|
|
int_status = BONITO_INTISR;
|
|
}
|
|
}
|
|
|
|
/* Get pending sources, masked by current enables */
|
|
int_status = BONITO_INTISR & BONITO_INTEN;
|
|
|
|
if (int_status != 0) {
|
|
i = __ffs(int_status);
|
|
int_status &= ~(1 << i);
|
|
do_IRQ(BONITO_IRQ_BASE + i);
|
|
}
|
|
}
|
|
|
|
static void i8259_irqdispatch(void)
|
|
{
|
|
int irq;
|
|
|
|
irq = i8259_irq();
|
|
if (irq >= 0)
|
|
do_IRQ(irq);
|
|
else
|
|
spurious_interrupt();
|
|
}
|
|
|
|
asmlinkage void plat_irq_dispatch(void)
|
|
{
|
|
unsigned int pending = read_c0_cause() & read_c0_status() & ST0_IM;
|
|
|
|
if (pending & CAUSEF_IP7)
|
|
do_IRQ(MIPS_CPU_IRQ_BASE + 7);
|
|
else if (pending & CAUSEF_IP6) /* perf counter loverflow */
|
|
do_IRQ(LOONGSON2_PERFCNT_IRQ);
|
|
else if (pending & CAUSEF_IP5)
|
|
i8259_irqdispatch();
|
|
else if (pending & CAUSEF_IP2)
|
|
bonito_irqdispatch();
|
|
else
|
|
spurious_interrupt();
|
|
}
|
|
|
|
static struct irqaction cascade_irqaction = {
|
|
.handler = no_action,
|
|
.name = "cascade",
|
|
};
|
|
|
|
void __init arch_init_irq(void)
|
|
{
|
|
/*
|
|
* Clear all of the interrupts while we change the able around a bit.
|
|
* int-handler is not on bootstrap
|
|
*/
|
|
clear_c0_status(ST0_IM | ST0_BEV);
|
|
local_irq_disable();
|
|
|
|
/* most bonito irq should be level triggered */
|
|
BONITO_INTEDGE = BONITO_ICU_SYSTEMERR | BONITO_ICU_MASTERERR |
|
|
BONITO_ICU_RETRYERR | BONITO_ICU_MBOXES;
|
|
BONITO_INTSTEER = 0;
|
|
|
|
/*
|
|
* Mask out all interrupt by writing "1" to all bit position in
|
|
* the interrupt reset reg.
|
|
*/
|
|
BONITO_INTENCLR = ~0;
|
|
|
|
/* init all controller
|
|
* 0-15 ------> i8259 interrupt
|
|
* 16-23 ------> mips cpu interrupt
|
|
* 32-63 ------> bonito irq
|
|
*/
|
|
|
|
/* Sets the first-level interrupt dispatcher. */
|
|
mips_cpu_irq_init();
|
|
init_i8259_irqs();
|
|
bonito_irq_init();
|
|
|
|
/* bonito irq at IP2 */
|
|
setup_irq(MIPS_CPU_IRQ_BASE + 2, &cascade_irqaction);
|
|
/* 8259 irq at IP5 */
|
|
setup_irq(MIPS_CPU_IRQ_BASE + 5, &cascade_irqaction);
|
|
}
|