75c46fa61b
MSI and MSI-X support for interrupt remapping infrastructure. MSI address register will be programmed with interrupt-remapping table entry(IRTE) index and the IRTE will contain information about the vector, cpu destination, etc. For MSI-X, all the IRTE's will be consecutively allocated in the table, and the address registers will contain the starting index to the block and the data register will contain the subindex with in that block. This also introduces a new irq_chip for cleaner irq migration (in the process context as opposed to the current irq migration in the context of an interrupt. interrupt-remapping infrastructure will help us achieve this). As MSI is edge triggered, irq migration is a simple atomic update(of vector and cpu destination) of IRTE and flushing the hardware cache. Signed-off-by: Suresh Siddha <suresh.b.siddha@intel.com> Cc: akpm@linux-foundation.org Cc: arjan@linux.intel.com Cc: andi@firstfloor.org Cc: ebiederm@xmission.com Cc: jbarnes@virtuousgeek.org Cc: steiner@sgi.com Signed-off-by: Ingo Molnar <mingo@elte.hu>
159 lines
4.3 KiB
C
159 lines
4.3 KiB
C
/*
|
|
* Copyright (c) 2006, Intel Corporation.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along with
|
|
* this program; if not, write to the Free Software Foundation, Inc., 59 Temple
|
|
* Place - Suite 330, Boston, MA 02111-1307 USA.
|
|
*
|
|
* Copyright (C) Ashok Raj <ashok.raj@intel.com>
|
|
* Copyright (C) Shaohua Li <shaohua.li@intel.com>
|
|
*/
|
|
|
|
#ifndef __DMAR_H__
|
|
#define __DMAR_H__
|
|
|
|
#include <linux/acpi.h>
|
|
#include <linux/types.h>
|
|
#include <linux/msi.h>
|
|
|
|
#if defined(CONFIG_DMAR) || defined(CONFIG_INTR_REMAP)
|
|
struct intel_iommu;
|
|
|
|
struct dmar_drhd_unit {
|
|
struct list_head list; /* list of drhd units */
|
|
struct acpi_dmar_header *hdr; /* ACPI header */
|
|
u64 reg_base_addr; /* register base address*/
|
|
struct pci_dev **devices; /* target device array */
|
|
int devices_cnt; /* target device count */
|
|
u8 ignored:1; /* ignore drhd */
|
|
u8 include_all:1;
|
|
struct intel_iommu *iommu;
|
|
};
|
|
|
|
extern struct list_head dmar_drhd_units;
|
|
|
|
#define for_each_drhd_unit(drhd) \
|
|
list_for_each_entry(drhd, &dmar_drhd_units, list)
|
|
|
|
extern int dmar_table_init(void);
|
|
extern int early_dmar_detect(void);
|
|
extern int dmar_dev_scope_init(void);
|
|
|
|
/* Intel IOMMU detection */
|
|
extern void detect_intel_iommu(void);
|
|
|
|
|
|
extern int parse_ioapics_under_ir(void);
|
|
extern int alloc_iommu(struct dmar_drhd_unit *);
|
|
#else
|
|
static inline void detect_intel_iommu(void)
|
|
{
|
|
return;
|
|
}
|
|
|
|
static inline int dmar_table_init(void)
|
|
{
|
|
return -ENODEV;
|
|
}
|
|
#endif /* !CONFIG_DMAR && !CONFIG_INTR_REMAP */
|
|
|
|
#ifdef CONFIG_INTR_REMAP
|
|
extern int intr_remapping_enabled;
|
|
extern int enable_intr_remapping(int);
|
|
|
|
struct irte {
|
|
union {
|
|
struct {
|
|
__u64 present : 1,
|
|
fpd : 1,
|
|
dst_mode : 1,
|
|
redir_hint : 1,
|
|
trigger_mode : 1,
|
|
dlvry_mode : 3,
|
|
avail : 4,
|
|
__reserved_1 : 4,
|
|
vector : 8,
|
|
__reserved_2 : 8,
|
|
dest_id : 32;
|
|
};
|
|
__u64 low;
|
|
};
|
|
|
|
union {
|
|
struct {
|
|
__u64 sid : 16,
|
|
sq : 2,
|
|
svt : 2,
|
|
__reserved_3 : 44;
|
|
};
|
|
__u64 high;
|
|
};
|
|
};
|
|
extern int get_irte(int irq, struct irte *entry);
|
|
extern int modify_irte(int irq, struct irte *irte_modified);
|
|
extern int alloc_irte(struct intel_iommu *iommu, int irq, u16 count);
|
|
extern int set_irte_irq(int irq, struct intel_iommu *iommu, u16 index,
|
|
u16 sub_handle);
|
|
extern int map_irq_to_irte_handle(int irq, u16 *sub_handle);
|
|
extern int clear_irte_irq(int irq, struct intel_iommu *iommu, u16 index);
|
|
extern int flush_irte(int irq);
|
|
extern int free_irte(int irq);
|
|
|
|
extern int irq_remapped(int irq);
|
|
extern struct intel_iommu *map_dev_to_ir(struct pci_dev *dev);
|
|
extern struct intel_iommu *map_ioapic_to_ir(int apic);
|
|
#else
|
|
#define irq_remapped(irq) (0)
|
|
#define enable_intr_remapping(mode) (-1)
|
|
#define intr_remapping_enabled (0)
|
|
#endif
|
|
|
|
#ifdef CONFIG_DMAR
|
|
extern const char *dmar_get_fault_reason(u8 fault_reason);
|
|
|
|
/* Can't use the common MSI interrupt functions
|
|
* since DMAR is not a pci device
|
|
*/
|
|
extern void dmar_msi_unmask(unsigned int irq);
|
|
extern void dmar_msi_mask(unsigned int irq);
|
|
extern void dmar_msi_read(int irq, struct msi_msg *msg);
|
|
extern void dmar_msi_write(int irq, struct msi_msg *msg);
|
|
extern int dmar_set_interrupt(struct intel_iommu *iommu);
|
|
extern int arch_setup_dmar_msi(unsigned int irq);
|
|
|
|
extern int iommu_detected, no_iommu;
|
|
extern struct list_head dmar_rmrr_units;
|
|
struct dmar_rmrr_unit {
|
|
struct list_head list; /* list of rmrr units */
|
|
struct acpi_dmar_header *hdr; /* ACPI header */
|
|
u64 base_address; /* reserved base address*/
|
|
u64 end_address; /* reserved end address */
|
|
struct pci_dev **devices; /* target devices */
|
|
int devices_cnt; /* target device count */
|
|
};
|
|
|
|
#define for_each_rmrr_units(rmrr) \
|
|
list_for_each_entry(rmrr, &dmar_rmrr_units, list)
|
|
/* Intel DMAR initialization functions */
|
|
extern int intel_iommu_init(void);
|
|
extern int dmar_disabled;
|
|
#else
|
|
static inline int intel_iommu_init(void)
|
|
{
|
|
#ifdef CONFIG_INTR_REMAP
|
|
return dmar_dev_scope_init();
|
|
#else
|
|
return -ENODEV;
|
|
#endif
|
|
}
|
|
#endif /* !CONFIG_DMAR */
|
|
#endif /* __DMAR_H__ */
|