2c97886df9
This patch adds helper functions for I2C channel 0 and 1, GPIO configurations for I2C on S5P6440 and support I2C-0/1 devices on SMDK6440. Signed-off-by: Naveen Krishna Ch <ch.naveen@samsung.com> Signed-off-by: Kukjin Kim <kgene.kim@samsung.com> Conflicts: arch/arm/mach-s5p6440/Kconfig arch/arm/mach-s5p6440/include/mach/map.h arch/arm/mach-s5p6440/mach-smdk6440.c
86 lines
2.1 KiB
C
86 lines
2.1 KiB
C
/* linux/arch/arm/mach-s5p6440/include/mach/map.h
|
|
*
|
|
* Copyright (c) 2009 Samsung Electronics Co., Ltd.
|
|
* http://www.samsung.com/
|
|
*
|
|
* S5P6440 - Memory map definitions
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#ifndef __ASM_ARCH_MAP_H
|
|
#define __ASM_ARCH_MAP_H __FILE__
|
|
|
|
#include <plat/map-base.h>
|
|
#include <plat/map-s5p.h>
|
|
|
|
#define S5P6440_PA_CHIPID (0xE0000000)
|
|
#define S5P_PA_CHIPID S5P6440_PA_CHIPID
|
|
|
|
#define S5P6440_PA_SYSCON (0xE0100000)
|
|
#define S5P6440_PA_CLK (S5P6440_PA_SYSCON + 0x0)
|
|
#define S5P_PA_SYSCON S5P6440_PA_SYSCON
|
|
|
|
#define S5P6440_PA_GPIO (0xE0308000)
|
|
#define S5P_PA_GPIO S5P6440_PA_GPIO
|
|
|
|
#define S5P6440_PA_VIC0 (0xE4000000)
|
|
#define S5P_PA_VIC0 S5P6440_PA_VIC0
|
|
|
|
#define S5P6440_PA_PDMA 0xE9000000
|
|
|
|
#define S5P6440_PA_VIC1 (0xE4100000)
|
|
#define S5P_PA_VIC1 S5P6440_PA_VIC1
|
|
|
|
#define S5P6440_PA_TIMER (0xEA000000)
|
|
#define S5P_PA_TIMER S5P6440_PA_TIMER
|
|
|
|
#define S5P6440_PA_RTC (0xEA100000)
|
|
|
|
#define S5P6440_PA_WDT (0xEA200000)
|
|
#define S5P_PA_WDT S5P6440_PA_WDT
|
|
|
|
#define S5P6440_PA_UART (0xEC000000)
|
|
|
|
#define S5P_PA_UART0 (S5P6440_PA_UART + 0x0)
|
|
#define S5P_PA_UART1 (S5P6440_PA_UART + 0x400)
|
|
#define S5P_PA_UART2 (S5P6440_PA_UART + 0x800)
|
|
#define S5P_PA_UART3 (S5P6440_PA_UART + 0xC00)
|
|
|
|
#define S5P_SZ_UART SZ_256
|
|
|
|
#define S5P6440_PA_IIC0 (0xEC104000)
|
|
#define S5P6440_PA_IIC1 (0xEC20F000)
|
|
|
|
#define S5P6440_PA_SPI0 0xEC400000
|
|
#define S5P6440_PA_SPI1 0xEC500000
|
|
|
|
#define S5P6440_PA_HSOTG (0xED100000)
|
|
|
|
#define S5P6440_PA_HSMMC0 (0xED800000)
|
|
#define S5P6440_PA_HSMMC1 (0xED900000)
|
|
#define S5P6440_PA_HSMMC2 (0xEDA00000)
|
|
|
|
#define S5P6440_PA_SDRAM (0x20000000)
|
|
#define S5P_PA_SDRAM S5P6440_PA_SDRAM
|
|
|
|
/* I2S */
|
|
#define S5P6440_PA_I2S 0xF2000000
|
|
|
|
/* PCM */
|
|
#define S5P6440_PA_PCM 0xF2100000
|
|
|
|
#define S5P6440_PA_ADC (0xF3000000)
|
|
|
|
/* compatibiltiy defines. */
|
|
#define S3C_PA_UART S5P6440_PA_UART
|
|
#define S3C_PA_IIC S5P6440_PA_IIC0
|
|
#define S3C_PA_RTC S5P6440_PA_RTC
|
|
#define S3C_PA_IIC1 S5P6440_PA_IIC1
|
|
#define S3C_PA_WDT S5P6440_PA_WDT
|
|
|
|
#define SAMSUNG_PA_ADC S5P6440_PA_ADC
|
|
|
|
#endif /* __ASM_ARCH_MAP_H */
|