1a0e8a52ad
This patch adds clock and pll support for S5P6440. This patch are based on Harald Welte's patches and Ben's plat-samsung. Signed-off-by: Thomas Abraham <thomas.ab@samsung.com> Signed-off-by: Kukjin Kim <kgene.kim@samsung.com> Signed-off-by: Ben Dooks <ben-linux@fluff.org>
136 lines
2.7 KiB
C
136 lines
2.7 KiB
C
/* linux/arch/arm/plat-s5p/clock.c
|
|
*
|
|
* Copyright 2009 Samsung Electronics Co., Ltd.
|
|
* http://www.samsung.com/
|
|
*
|
|
* S5P - Common clock support
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <linux/init.h>
|
|
#include <linux/module.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/list.h>
|
|
#include <linux/errno.h>
|
|
#include <linux/err.h>
|
|
#include <linux/clk.h>
|
|
#include <linux/sysdev.h>
|
|
#include <linux/io.h>
|
|
#include <asm/div64.h>
|
|
|
|
#include <plat/clock.h>
|
|
#include <plat/clock-clksrc.h>
|
|
#include <plat/s5p-clock.h>
|
|
|
|
/* fin_apll, fin_mpll and fin_epll are all the same clock, which we call
|
|
* clk_ext_xtal_mux.
|
|
*/
|
|
struct clk clk_ext_xtal_mux = {
|
|
.name = "ext_xtal",
|
|
.id = -1,
|
|
};
|
|
|
|
/* 48MHz USB Phy clock output */
|
|
struct clk clk_48m = {
|
|
.name = "clk_48m",
|
|
.id = -1,
|
|
.rate = 48000000,
|
|
};
|
|
|
|
/* APLL clock output
|
|
* No need .ctrlbit, this is always on
|
|
*/
|
|
struct clk clk_fout_apll = {
|
|
.name = "fout_apll",
|
|
.id = -1,
|
|
};
|
|
|
|
/* MPLL clock output
|
|
* No need .ctrlbit, this is always on
|
|
*/
|
|
struct clk clk_fout_mpll = {
|
|
.name = "fout_mpll",
|
|
.id = -1,
|
|
};
|
|
|
|
/* EPLL clock output */
|
|
struct clk clk_fout_epll = {
|
|
.name = "fout_epll",
|
|
.id = -1,
|
|
.ctrlbit = (1 << 31),
|
|
};
|
|
|
|
/* ARM clock */
|
|
struct clk clk_arm = {
|
|
.name = "armclk",
|
|
.id = -1,
|
|
.rate = 0,
|
|
.ctrlbit = 0,
|
|
};
|
|
|
|
/* Possible clock sources for APLL Mux */
|
|
static struct clk *clk_src_apll_list[] = {
|
|
[0] = &clk_fin_apll,
|
|
[1] = &clk_fout_apll,
|
|
};
|
|
|
|
struct clksrc_sources clk_src_apll = {
|
|
.sources = clk_src_apll_list,
|
|
.nr_sources = ARRAY_SIZE(clk_src_apll_list),
|
|
};
|
|
|
|
/* Possible clock sources for MPLL Mux */
|
|
static struct clk *clk_src_mpll_list[] = {
|
|
[0] = &clk_fin_mpll,
|
|
[1] = &clk_fout_mpll,
|
|
};
|
|
|
|
struct clksrc_sources clk_src_mpll = {
|
|
.sources = clk_src_mpll_list,
|
|
.nr_sources = ARRAY_SIZE(clk_src_mpll_list),
|
|
};
|
|
|
|
/* Possible clock sources for EPLL Mux */
|
|
static struct clk *clk_src_epll_list[] = {
|
|
[0] = &clk_fin_epll,
|
|
[1] = &clk_fout_epll,
|
|
};
|
|
|
|
struct clksrc_sources clk_src_epll = {
|
|
.sources = clk_src_epll_list,
|
|
.nr_sources = ARRAY_SIZE(clk_src_epll_list),
|
|
};
|
|
|
|
int s5p_gatectrl(void __iomem *reg, struct clk *clk, int enable)
|
|
{
|
|
unsigned int ctrlbit = clk->ctrlbit;
|
|
u32 con;
|
|
|
|
con = __raw_readl(reg);
|
|
con = enable ? (con | ctrlbit) : (con & ~ctrlbit);
|
|
__raw_writel(con, reg);
|
|
return 0;
|
|
}
|
|
|
|
static struct clk *s5p_clks[] __initdata = {
|
|
&clk_ext_xtal_mux,
|
|
&clk_48m,
|
|
&clk_fout_apll,
|
|
&clk_fout_mpll,
|
|
&clk_fout_epll,
|
|
&clk_arm,
|
|
};
|
|
|
|
void __init s5p_register_clocks(unsigned long xtal_freq)
|
|
{
|
|
int ret;
|
|
|
|
clk_ext_xtal_mux.rate = xtal_freq;
|
|
|
|
ret = s3c24xx_register_clocks(s5p_clks, ARRAY_SIZE(s5p_clks));
|
|
if (ret > 0)
|
|
printk(KERN_ERR "Failed to register s5p clocks\n");
|
|
}
|