77640aabd7
Implement GPIO as a platform device. GPIO APIs are used in machine_init functions. Hence it is required to complete GPIO probe before board_init. Therefore GPIO device register and driver register are implemented as postcore_initcalls. omap_gpio_init() does nothing now and this function would be removed in the next patch as it's usage is spread across most of the board files. Inorder to convert GPIO as platform device, modifications are required in clockxxxx_data.c file for OMAP1 so that device names can be used to obtain clock instead of getting clocks by name/NULL ptr. Use runtime pm APIs (pm_runtime_put*/pm_runtime_get*) for enabling or disabling the clocks, modify sysconfig settings and remove usage of clock FW APIs. Note 1: Converting GPIO driver to use runtime PM APIs is not done as a separate patch because GPIO clock names are different for various OMAPs and are different for some of the banks in the same CPU. This would need usage of cpu_is checks and bank id checks while using clock FW APIs in the gpio driver. Hence while making GPIO a platform driver framework, PM runtime APIs are used directly. Note 2: While implementing GPIO as a platform device, pm runtime APIs are used as mentioned above and modification is not done in gpio's prepare for idle/ resume after idle functions. This would be done in the next patch series and GPIO driver would be made to use dev_pm_ops instead of sysdev_class in that series only. Due to the above, the GPIO driver implicitly relies on CM_AUTOIDLE = 1 on its iclk for power management to work, since the driver never disables its iclk. This would be taken care in the next patch series (see Note 3 below). Refer to http://www.mail-archive.com/linux-omap@vger.kernel.org/msg39112.html for more details. Note 3: only pm_runtime_get_sync is called in gpio's probe() and pm_runtime_put* is never called. This is to make the implementation similar to the existing GPIO code. Another patch series would be sent to correct this. In OMAP3 and OMAP4 gpio's debounce clocks are optional clocks. They are enabled/ disabled whenever required using clock framework APIs TODO: 1. Cleanup the GPIO driver. Use function pointers and register offest pointers instead of using hardcoded values 2. Remove all cpu_is_ checks and OMAP specific macros 3. Remove usage of gpio_bank array so that only instance specific information is used in driver code 4. Rename 'method'/ avoid it's usage 5. Fix the non-wakeup gpios handling for OMAP2430, OMAP3 & OMAP4 6. Modify gpio's prepare for idle/ resume after idle functions to use runtime pm implentation. Signed-off-by: Charulatha V <charu@ti.com> Signed-off-by: Rajendra Nayak <rnayak@ti.com> Reviewed-by: Basak, Partha <p-basak2@ti.com> Acked-by: Kevin Hilman <khilman@deeprootsystems.com> [tony@atomide.com: updated for bank specific revision and updated boards] Signed-off-by: Tony Lindgren <tony@atomide.com>
356 lines
7.8 KiB
C
356 lines
7.8 KiB
C
/*
|
|
* linux/arch/arm/mach-omap1/board-perseus2.c
|
|
*
|
|
* Modified from board-generic.c
|
|
*
|
|
* Original OMAP730 support by Jean Pihet <j-pihet@ti.com>
|
|
* Updated for 2.6 by Kevin Hilman <kjh@hilman.org>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/init.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/mtd/mtd.h>
|
|
#include <linux/mtd/nand.h>
|
|
#include <linux/mtd/partitions.h>
|
|
#include <linux/mtd/physmap.h>
|
|
#include <linux/input.h>
|
|
#include <linux/smc91x.h>
|
|
|
|
#include <mach/hardware.h>
|
|
#include <asm/mach-types.h>
|
|
#include <asm/mach/arch.h>
|
|
#include <asm/mach/map.h>
|
|
|
|
#include <plat/tc.h>
|
|
#include <mach/gpio.h>
|
|
#include <plat/mux.h>
|
|
#include <plat/fpga.h>
|
|
#include <plat/flash.h>
|
|
#include <plat/keypad.h>
|
|
#include <plat/common.h>
|
|
#include <plat/board.h>
|
|
|
|
static int p2_keymap[] = {
|
|
KEY(0,0,KEY_UP),
|
|
KEY(0,1,KEY_RIGHT),
|
|
KEY(0,2,KEY_LEFT),
|
|
KEY(0,3,KEY_DOWN),
|
|
KEY(0,4,KEY_ENTER),
|
|
KEY(1,0,KEY_F10),
|
|
KEY(1,1,KEY_SEND),
|
|
KEY(1,2,KEY_END),
|
|
KEY(1,3,KEY_VOLUMEDOWN),
|
|
KEY(1,4,KEY_VOLUMEUP),
|
|
KEY(1,5,KEY_RECORD),
|
|
KEY(2,0,KEY_F9),
|
|
KEY(2,1,KEY_3),
|
|
KEY(2,2,KEY_6),
|
|
KEY(2,3,KEY_9),
|
|
KEY(2,4,KEY_KPDOT),
|
|
KEY(3,0,KEY_BACK),
|
|
KEY(3,1,KEY_2),
|
|
KEY(3,2,KEY_5),
|
|
KEY(3,3,KEY_8),
|
|
KEY(3,4,KEY_0),
|
|
KEY(3,5,KEY_KPSLASH),
|
|
KEY(4,0,KEY_HOME),
|
|
KEY(4,1,KEY_1),
|
|
KEY(4,2,KEY_4),
|
|
KEY(4,3,KEY_7),
|
|
KEY(4,4,KEY_KPASTERISK),
|
|
KEY(4,5,KEY_POWER),
|
|
0
|
|
};
|
|
|
|
static struct smc91x_platdata smc91x_info = {
|
|
.flags = SMC91X_USE_16BIT | SMC91X_NOWAIT,
|
|
.leda = RPC_LED_100_10,
|
|
.ledb = RPC_LED_TX_RX,
|
|
};
|
|
|
|
static struct resource smc91x_resources[] = {
|
|
[0] = {
|
|
.start = H2P2_DBG_FPGA_ETHR_START, /* Physical */
|
|
.end = H2P2_DBG_FPGA_ETHR_START + 0xf,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = INT_7XX_MPU_EXT_NIRQ,
|
|
.end = 0,
|
|
.flags = IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHEDGE,
|
|
},
|
|
};
|
|
|
|
static struct mtd_partition nor_partitions[] = {
|
|
/* bootloader (U-Boot, etc) in first sector */
|
|
{
|
|
.name = "bootloader",
|
|
.offset = 0,
|
|
.size = SZ_128K,
|
|
.mask_flags = MTD_WRITEABLE, /* force read-only */
|
|
},
|
|
/* bootloader params in the next sector */
|
|
{
|
|
.name = "params",
|
|
.offset = MTDPART_OFS_APPEND,
|
|
.size = SZ_128K,
|
|
.mask_flags = 0,
|
|
},
|
|
/* kernel */
|
|
{
|
|
.name = "kernel",
|
|
.offset = MTDPART_OFS_APPEND,
|
|
.size = SZ_2M,
|
|
.mask_flags = 0
|
|
},
|
|
/* rest of flash is a file system */
|
|
{
|
|
.name = "rootfs",
|
|
.offset = MTDPART_OFS_APPEND,
|
|
.size = MTDPART_SIZ_FULL,
|
|
.mask_flags = 0
|
|
},
|
|
};
|
|
|
|
static struct physmap_flash_data nor_data = {
|
|
.width = 2,
|
|
.set_vpp = omap1_set_vpp,
|
|
.parts = nor_partitions,
|
|
.nr_parts = ARRAY_SIZE(nor_partitions),
|
|
};
|
|
|
|
static struct resource nor_resource = {
|
|
.start = OMAP_CS0_PHYS,
|
|
.end = OMAP_CS0_PHYS + SZ_32M - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
};
|
|
|
|
static struct platform_device nor_device = {
|
|
.name = "physmap-flash",
|
|
.id = 0,
|
|
.dev = {
|
|
.platform_data = &nor_data,
|
|
},
|
|
.num_resources = 1,
|
|
.resource = &nor_resource,
|
|
};
|
|
|
|
static void nand_cmd_ctl(struct mtd_info *mtd, int cmd, unsigned int ctrl)
|
|
{
|
|
struct nand_chip *this = mtd->priv;
|
|
unsigned long mask;
|
|
|
|
if (cmd == NAND_CMD_NONE)
|
|
return;
|
|
|
|
mask = (ctrl & NAND_CLE) ? 0x02 : 0;
|
|
if (ctrl & NAND_ALE)
|
|
mask |= 0x04;
|
|
writeb(cmd, (unsigned long)this->IO_ADDR_W | mask);
|
|
}
|
|
|
|
#define P2_NAND_RB_GPIO_PIN 62
|
|
|
|
static int nand_dev_ready(struct mtd_info *mtd)
|
|
{
|
|
return gpio_get_value(P2_NAND_RB_GPIO_PIN);
|
|
}
|
|
|
|
static const char *part_probes[] = { "cmdlinepart", NULL };
|
|
|
|
static struct platform_nand_data nand_data = {
|
|
.chip = {
|
|
.nr_chips = 1,
|
|
.chip_offset = 0,
|
|
.options = NAND_SAMSUNG_LP_OPTIONS,
|
|
.part_probe_types = part_probes,
|
|
},
|
|
.ctrl = {
|
|
.cmd_ctrl = nand_cmd_ctl,
|
|
.dev_ready = nand_dev_ready,
|
|
},
|
|
};
|
|
|
|
static struct resource nand_resource = {
|
|
.start = OMAP_CS3_PHYS,
|
|
.end = OMAP_CS3_PHYS + SZ_4K - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
};
|
|
|
|
static struct platform_device nand_device = {
|
|
.name = "gen_nand",
|
|
.id = 0,
|
|
.dev = {
|
|
.platform_data = &nand_data,
|
|
},
|
|
.num_resources = 1,
|
|
.resource = &nand_resource,
|
|
};
|
|
|
|
static struct platform_device smc91x_device = {
|
|
.name = "smc91x",
|
|
.id = 0,
|
|
.dev = {
|
|
.platform_data = &smc91x_info,
|
|
},
|
|
.num_resources = ARRAY_SIZE(smc91x_resources),
|
|
.resource = smc91x_resources,
|
|
};
|
|
|
|
static struct resource kp_resources[] = {
|
|
[0] = {
|
|
.start = INT_7XX_MPUIO_KEYPAD,
|
|
.end = INT_7XX_MPUIO_KEYPAD,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct omap_kp_platform_data kp_data = {
|
|
.rows = 8,
|
|
.cols = 8,
|
|
.keymap = p2_keymap,
|
|
.keymapsize = ARRAY_SIZE(p2_keymap),
|
|
.delay = 4,
|
|
.dbounce = 1,
|
|
};
|
|
|
|
static struct platform_device kp_device = {
|
|
.name = "omap-keypad",
|
|
.id = -1,
|
|
.dev = {
|
|
.platform_data = &kp_data,
|
|
},
|
|
.num_resources = ARRAY_SIZE(kp_resources),
|
|
.resource = kp_resources,
|
|
};
|
|
|
|
static struct platform_device lcd_device = {
|
|
.name = "lcd_p2",
|
|
.id = -1,
|
|
};
|
|
|
|
static struct platform_device *devices[] __initdata = {
|
|
&nor_device,
|
|
&nand_device,
|
|
&smc91x_device,
|
|
&kp_device,
|
|
&lcd_device,
|
|
};
|
|
|
|
static struct omap_lcd_config perseus2_lcd_config __initdata = {
|
|
.ctrl_name = "internal",
|
|
};
|
|
|
|
static struct omap_board_config_kernel perseus2_config[] __initdata = {
|
|
{ OMAP_TAG_LCD, &perseus2_lcd_config },
|
|
};
|
|
|
|
static void __init perseus2_init_smc91x(void)
|
|
{
|
|
fpga_write(1, H2P2_DBG_FPGA_LAN_RESET);
|
|
mdelay(50);
|
|
fpga_write(fpga_read(H2P2_DBG_FPGA_LAN_RESET) & ~1,
|
|
H2P2_DBG_FPGA_LAN_RESET);
|
|
mdelay(50);
|
|
}
|
|
|
|
static void __init omap_perseus2_init(void)
|
|
{
|
|
perseus2_init_smc91x();
|
|
|
|
if (gpio_request(P2_NAND_RB_GPIO_PIN, "NAND ready") < 0)
|
|
BUG();
|
|
gpio_direction_input(P2_NAND_RB_GPIO_PIN);
|
|
|
|
omap_cfg_reg(L3_1610_FLASH_CS2B_OE);
|
|
omap_cfg_reg(M8_1610_FLASH_CS2B_WE);
|
|
|
|
/* Mux pins for keypad */
|
|
omap_cfg_reg(E2_7XX_KBR0);
|
|
omap_cfg_reg(J7_7XX_KBR1);
|
|
omap_cfg_reg(E1_7XX_KBR2);
|
|
omap_cfg_reg(F3_7XX_KBR3);
|
|
omap_cfg_reg(D2_7XX_KBR4);
|
|
omap_cfg_reg(C2_7XX_KBC0);
|
|
omap_cfg_reg(D3_7XX_KBC1);
|
|
omap_cfg_reg(E4_7XX_KBC2);
|
|
omap_cfg_reg(F4_7XX_KBC3);
|
|
omap_cfg_reg(E3_7XX_KBC4);
|
|
|
|
platform_add_devices(devices, ARRAY_SIZE(devices));
|
|
|
|
omap_board_config = perseus2_config;
|
|
omap_board_config_size = ARRAY_SIZE(perseus2_config);
|
|
omap_serial_init();
|
|
omap_register_i2c_bus(1, 100, NULL, 0);
|
|
}
|
|
|
|
static void __init omap_perseus2_init_irq(void)
|
|
{
|
|
omap1_init_common_hw();
|
|
omap_init_irq();
|
|
}
|
|
/* Only FPGA needs to be mapped here. All others are done with ioremap */
|
|
static struct map_desc omap_perseus2_io_desc[] __initdata = {
|
|
{
|
|
.virtual = H2P2_DBG_FPGA_BASE,
|
|
.pfn = __phys_to_pfn(H2P2_DBG_FPGA_START),
|
|
.length = H2P2_DBG_FPGA_SIZE,
|
|
.type = MT_DEVICE
|
|
}
|
|
};
|
|
|
|
static void __init omap_perseus2_map_io(void)
|
|
{
|
|
omap1_map_common_io();
|
|
iotable_init(omap_perseus2_io_desc,
|
|
ARRAY_SIZE(omap_perseus2_io_desc));
|
|
|
|
/* Early, board-dependent init */
|
|
|
|
/*
|
|
* Hold GSM Reset until needed
|
|
*/
|
|
omap_writew(omap_readw(OMAP7XX_DSP_M_CTL) & ~1, OMAP7XX_DSP_M_CTL);
|
|
|
|
/*
|
|
* UARTs -> done automagically by 8250 driver
|
|
*/
|
|
|
|
/*
|
|
* CSx timings, GPIO Mux ... setup
|
|
*/
|
|
|
|
/* Flash: CS0 timings setup */
|
|
omap_writel(0x0000fff3, OMAP7XX_FLASH_CFG_0);
|
|
omap_writel(0x00000088, OMAP7XX_FLASH_ACFG_0);
|
|
|
|
/*
|
|
* Ethernet support through the debug board
|
|
* CS1 timings setup
|
|
*/
|
|
omap_writel(0x0000fff3, OMAP7XX_FLASH_CFG_1);
|
|
omap_writel(0x00000000, OMAP7XX_FLASH_ACFG_1);
|
|
|
|
/*
|
|
* Configure MPU_EXT_NIRQ IO in IO_CONF9 register,
|
|
* It is used as the Ethernet controller interrupt
|
|
*/
|
|
omap_writel(omap_readl(OMAP7XX_IO_CONF_9) & 0x1FFFFFFF, OMAP7XX_IO_CONF_9);
|
|
}
|
|
|
|
MACHINE_START(OMAP_PERSEUS2, "OMAP730 Perseus2")
|
|
/* Maintainer: Kevin Hilman <kjh@hilman.org> */
|
|
.boot_params = 0x10000100,
|
|
.map_io = omap_perseus2_map_io,
|
|
.reserve = omap_reserve,
|
|
.init_irq = omap_perseus2_init_irq,
|
|
.init_machine = omap_perseus2_init,
|
|
.timer = &omap_timer,
|
|
MACHINE_END
|