8ec6d93508
Add support for the Lantiq XWAY family of Mips24KEc SoCs.
* Danube (PSB50702)
* Twinpass (PSB4000)
* AR9 (PSB50802)
* Amazon SE (PSB5061)
The Amazon SE is a lightweight SoC and has no PCI as well as a different
clock. We split the code out into seperate files to handle this.
The GPIO pins on the SoCs are multi function and there are several bits
we can use to configure the pins. To be as compatible as possible to
GPIOLIB we add a function
int lq_gpio_request(unsigned int pin, unsigned int alt0,
unsigned int alt1, unsigned int dir, const char *name);
which lets you configure the 2 "alternate function" bits. This way drivers like
PCI can make use of GPIOLIB without a cubersome wrapper.
The PLL code inside arch/mips/lantiq/xway/clk-xway.c is voodoo to me. It was
taken from a 2.4.20 source tree and was never really changed by me since then.
Signed-off-by: John Crispin <blogic@openwrt.org>
Signed-off-by: Ralph Hempel <ralph.hempel@lantiq.com>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/2249/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
70 lines
1.8 KiB
C
70 lines
1.8 KiB
C
/*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License version 2 as published
|
|
* by the Free Software Foundation.
|
|
*
|
|
* Copyright (C) 2010 John Crispin <blogic@openwrt.org>
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/module.h>
|
|
#include <linux/version.h>
|
|
#include <linux/ioport.h>
|
|
|
|
#include <lantiq_soc.h>
|
|
|
|
/* PMU - the power management unit allows us to turn part of the core
|
|
* on and off
|
|
*/
|
|
|
|
/* the enable / disable registers */
|
|
#define LTQ_PMU_PWDCR 0x1C
|
|
#define LTQ_PMU_PWDSR 0x20
|
|
|
|
#define ltq_pmu_w32(x, y) ltq_w32((x), ltq_pmu_membase + (y))
|
|
#define ltq_pmu_r32(x) ltq_r32(ltq_pmu_membase + (x))
|
|
|
|
static struct resource ltq_pmu_resource = {
|
|
.name = "pmu",
|
|
.start = LTQ_PMU_BASE_ADDR,
|
|
.end = LTQ_PMU_BASE_ADDR + LTQ_PMU_SIZE - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
};
|
|
|
|
static void __iomem *ltq_pmu_membase;
|
|
|
|
void ltq_pmu_enable(unsigned int module)
|
|
{
|
|
int err = 1000000;
|
|
|
|
ltq_pmu_w32(ltq_pmu_r32(LTQ_PMU_PWDCR) & ~module, LTQ_PMU_PWDCR);
|
|
do {} while (--err && (ltq_pmu_r32(LTQ_PMU_PWDSR) & module));
|
|
|
|
if (!err)
|
|
panic("activating PMU module failed!\n");
|
|
}
|
|
EXPORT_SYMBOL(ltq_pmu_enable);
|
|
|
|
void ltq_pmu_disable(unsigned int module)
|
|
{
|
|
ltq_pmu_w32(ltq_pmu_r32(LTQ_PMU_PWDCR) | module, LTQ_PMU_PWDCR);
|
|
}
|
|
EXPORT_SYMBOL(ltq_pmu_disable);
|
|
|
|
int __init ltq_pmu_init(void)
|
|
{
|
|
if (insert_resource(&iomem_resource, <q_pmu_resource) < 0)
|
|
panic("Failed to insert pmu memory\n");
|
|
|
|
if (request_mem_region(ltq_pmu_resource.start,
|
|
resource_size(<q_pmu_resource), "pmu") < 0)
|
|
panic("Failed to request pmu memory\n");
|
|
|
|
ltq_pmu_membase = ioremap_nocache(ltq_pmu_resource.start,
|
|
resource_size(<q_pmu_resource));
|
|
if (!ltq_pmu_membase)
|
|
panic("Failed to remap pmu memory\n");
|
|
return 0;
|
|
}
|
|
|
|
core_initcall(ltq_pmu_init);
|