c5b736d093
This is a significant rework of the low-level clock, PLL and Power Sleep Controller (PSC) implementation for the DaVinci family. The primary goal is to have better modeling if the hardware clocks and features with the aim of DVFS functionality. Highlights: - model PLLs and all PLL-derived clocks - model parent/child relationships of PLLs and clocks - convert to new clkdev layer - view clock frequency and refcount via /proc/davinci_clocks Special thanks to significant contributions and testing by David Brownell. Cc: David Brownell <dbrownell@users.sourceforge.net> Signed-off-by: Kevin Hilman <khilman@deeprootsystems.com>
21 lines
565 B
C
21 lines
565 B
C
/*
|
|
* arch/arm/mach-davinci/include/mach/clock.h
|
|
*
|
|
* Clock control driver for DaVinci - header file
|
|
*
|
|
* Authors: Vladimir Barinov <source@mvista.com>
|
|
*
|
|
* 2007 (c) MontaVista Software, Inc. This file is licensed under
|
|
* the terms of the GNU General Public License version 2. This program
|
|
* is licensed "as is" without any warranty of any kind, whether express
|
|
* or implied.
|
|
*/
|
|
#ifndef __ASM_ARCH_DAVINCI_CLOCK_H
|
|
#define __ASM_ARCH_DAVINCI_CLOCK_H
|
|
|
|
struct clk;
|
|
|
|
extern int clk_register(struct clk *clk);
|
|
extern void clk_unregister(struct clk *clk);
|
|
|
|
#endif
|