45c79433c0
Between problems with Kconfig and merging commits from several different sources, it seems the s5pc100 build's move from plat-s5pc11 has had a few problems. Since I do not have the trees to rebuild this quickly, the easiest thing is to simply fix the errors found once the s5pc100_defconfig actually builds. Signed-off-by: Ben Dooks <ben-linux@fluff.org>
78 lines
3.1 KiB
C
78 lines
3.1 KiB
C
/* linux/arch/arm/plat-s5pc100/include/plat/regs-gpio.h
|
|
*
|
|
* Copyright 2009 Samsung Electronics Co.
|
|
* Byungho Min <bhmin@samsung.com>
|
|
*
|
|
* S5PC100 - GPIO register definitions
|
|
*/
|
|
|
|
#ifndef __ASM_MACH_S5PC100_REGS_GPIO_H
|
|
#define __ASM_MACH_S5PC100_REGS_GPIO_H __FILE__
|
|
|
|
#include <mach/map.h>
|
|
|
|
/* S5PC100 */
|
|
#define S5PC100_GPIO_BASE S5P_VA_GPIO
|
|
#define S5PC100_GPA0_BASE (S5PC100_GPIO_BASE + 0x0000)
|
|
#define S5PC100_GPA1_BASE (S5PC100_GPIO_BASE + 0x0020)
|
|
#define S5PC100_GPB_BASE (S5PC100_GPIO_BASE + 0x0040)
|
|
#define S5PC100_GPC_BASE (S5PC100_GPIO_BASE + 0x0060)
|
|
#define S5PC100_GPD_BASE (S5PC100_GPIO_BASE + 0x0080)
|
|
#define S5PC100_GPE0_BASE (S5PC100_GPIO_BASE + 0x00A0)
|
|
#define S5PC100_GPE1_BASE (S5PC100_GPIO_BASE + 0x00C0)
|
|
#define S5PC100_GPF0_BASE (S5PC100_GPIO_BASE + 0x00E0)
|
|
#define S5PC100_GPF1_BASE (S5PC100_GPIO_BASE + 0x0100)
|
|
#define S5PC100_GPF2_BASE (S5PC100_GPIO_BASE + 0x0120)
|
|
#define S5PC100_GPF3_BASE (S5PC100_GPIO_BASE + 0x0140)
|
|
#define S5PC100_GPG0_BASE (S5PC100_GPIO_BASE + 0x0160)
|
|
#define S5PC100_GPG1_BASE (S5PC100_GPIO_BASE + 0x0180)
|
|
#define S5PC100_GPG2_BASE (S5PC100_GPIO_BASE + 0x01A0)
|
|
#define S5PC100_GPG3_BASE (S5PC100_GPIO_BASE + 0x01C0)
|
|
#define S5PC100_GPH0_BASE (S5PC100_GPIO_BASE + 0x0C00)
|
|
#define S5PC100_GPH1_BASE (S5PC100_GPIO_BASE + 0x0C20)
|
|
#define S5PC100_GPH2_BASE (S5PC100_GPIO_BASE + 0x0C40)
|
|
#define S5PC100_GPH3_BASE (S5PC100_GPIO_BASE + 0x0C60)
|
|
#define S5PC100_GPI_BASE (S5PC100_GPIO_BASE + 0x01E0)
|
|
#define S5PC100_GPJ0_BASE (S5PC100_GPIO_BASE + 0x0200)
|
|
#define S5PC100_GPJ1_BASE (S5PC100_GPIO_BASE + 0x0220)
|
|
#define S5PC100_GPJ2_BASE (S5PC100_GPIO_BASE + 0x0240)
|
|
#define S5PC100_GPJ3_BASE (S5PC100_GPIO_BASE + 0x0260)
|
|
#define S5PC100_GPJ4_BASE (S5PC100_GPIO_BASE + 0x0280)
|
|
#define S5PC100_GPK0_BASE (S5PC100_GPIO_BASE + 0x02A0)
|
|
#define S5PC100_GPK1_BASE (S5PC100_GPIO_BASE + 0x02C0)
|
|
#define S5PC100_GPK2_BASE (S5PC100_GPIO_BASE + 0x02E0)
|
|
#define S5PC100_GPK3_BASE (S5PC100_GPIO_BASE + 0x0300)
|
|
#define S5PC100_GPL0_BASE (S5PC100_GPIO_BASE + 0x0320)
|
|
#define S5PC100_GPL1_BASE (S5PC100_GPIO_BASE + 0x0340)
|
|
#define S5PC100_GPL2_BASE (S5PC100_GPIO_BASE + 0x0360)
|
|
#define S5PC100_GPL3_BASE (S5PC100_GPIO_BASE + 0x0380)
|
|
#define S5PC100_GPL4_BASE (S5PC100_GPIO_BASE + 0x03A0)
|
|
|
|
#define S5PC100EINT30CON (S5P_VA_GPIO + 0xE00)
|
|
#define S5P_EINT_CON(x) (S5PC100EINT30CON + ((x) * 0x4))
|
|
|
|
#define S5PC100EINT30FLTCON0 (S5P_VA_GPIO + 0xE80)
|
|
#define S5P_EINT_FLTCON(x) (S5PC100EINT30FLTCON0 + ((x) * 0x4))
|
|
|
|
#define S5PC100EINT30MASK (S5P_VA_GPIO + 0xF00)
|
|
#define S5P_EINT_MASK(x) (S5PC100EINT30MASK + ((x) * 0x4))
|
|
|
|
#define S5PC100EINT30PEND (S5P_VA_GPIO + 0xF40)
|
|
#define S5P_EINT_PEND(x) (S5PC100EINT30PEND + ((x) * 0x4))
|
|
|
|
#define eint_offset(irq) ((irq) < IRQ_EINT16_31 ? ((irq) - IRQ_EINT(0)) : \
|
|
(((irq) - S5P_EINT_BASE2)))
|
|
|
|
#define EINT_REG_NR(x) (eint_offset(x) >> 3)
|
|
|
|
#define eint_irq_to_bit(irq) (1 << (eint_offset(irq) & 0x7))
|
|
|
|
/* values for S5P_EXTINT0 */
|
|
#define S5P_EXTINT_LOWLEV (0x00)
|
|
#define S5P_EXTINT_HILEV (0x01)
|
|
#define S5P_EXTINT_FALLEDGE (0x02)
|
|
#define S5P_EXTINT_RISEEDGE (0x03)
|
|
#define S5P_EXTINT_BOTHEDGE (0x04)
|
|
|
|
#endif /* __ASM_MACH_S5PC100_REGS_GPIO_H */
|
|
|