89e45aac42
Lengths and types of breakpoints are encoded in a half byte into CPU registers. However when we extract these values and store them, we add a high half byte part to them: 0x40 to the length and 0x80 to the type. When that gets reloaded to the CPU registers, the high part is masked. While making the instruction breakpoints available for perf, I zapped that high part on instruction breakpoint encoding and that broke the arch -> generic translation used by ptrace instruction breakpoints. Writing dr7 to set an inst breakpoint was then failing. There is no apparent reason for these high parts so we could get rid of them altogether. That's an invasive change though so let's do that later and for now fix the problem by restoring that inst breakpoint high part encoding in this sole patch. Reported-by: Kelvie Wong <kelvie@ieee.org> Signed-off-by: Frederic Weisbecker <fweisbec@gmail.com> Cc: Prasad <prasad@linux.vnet.ibm.com> Cc: Mahesh Salgaonkar <mahesh@linux.vnet.ibm.com> Cc: Will Deacon <will.deacon@arm.com>
76 lines
1.9 KiB
C
76 lines
1.9 KiB
C
#ifndef _I386_HW_BREAKPOINT_H
|
|
#define _I386_HW_BREAKPOINT_H
|
|
|
|
#ifdef __KERNEL__
|
|
#define __ARCH_HW_BREAKPOINT_H
|
|
|
|
/*
|
|
* The name should probably be something dealt in
|
|
* a higher level. While dealing with the user
|
|
* (display/resolving)
|
|
*/
|
|
struct arch_hw_breakpoint {
|
|
unsigned long address;
|
|
u8 len;
|
|
u8 type;
|
|
};
|
|
|
|
#include <linux/kdebug.h>
|
|
#include <linux/percpu.h>
|
|
#include <linux/list.h>
|
|
|
|
/* Available HW breakpoint length encodings */
|
|
#define X86_BREAKPOINT_LEN_X 0x40
|
|
#define X86_BREAKPOINT_LEN_1 0x40
|
|
#define X86_BREAKPOINT_LEN_2 0x44
|
|
#define X86_BREAKPOINT_LEN_4 0x4c
|
|
|
|
#ifdef CONFIG_X86_64
|
|
#define X86_BREAKPOINT_LEN_8 0x48
|
|
#endif
|
|
|
|
/* Available HW breakpoint type encodings */
|
|
|
|
/* trigger on instruction execute */
|
|
#define X86_BREAKPOINT_EXECUTE 0x80
|
|
/* trigger on memory write */
|
|
#define X86_BREAKPOINT_WRITE 0x81
|
|
/* trigger on memory read or write */
|
|
#define X86_BREAKPOINT_RW 0x83
|
|
|
|
/* Total number of available HW breakpoint registers */
|
|
#define HBP_NUM 4
|
|
|
|
static inline int hw_breakpoint_slots(int type)
|
|
{
|
|
return HBP_NUM;
|
|
}
|
|
|
|
struct perf_event;
|
|
struct pmu;
|
|
|
|
extern int arch_check_bp_in_kernelspace(struct perf_event *bp);
|
|
extern int arch_validate_hwbkpt_settings(struct perf_event *bp);
|
|
extern int hw_breakpoint_exceptions_notify(struct notifier_block *unused,
|
|
unsigned long val, void *data);
|
|
|
|
|
|
int arch_install_hw_breakpoint(struct perf_event *bp);
|
|
void arch_uninstall_hw_breakpoint(struct perf_event *bp);
|
|
void hw_breakpoint_pmu_read(struct perf_event *bp);
|
|
void hw_breakpoint_pmu_unthrottle(struct perf_event *bp);
|
|
|
|
extern void
|
|
arch_fill_perf_breakpoint(struct perf_event *bp);
|
|
|
|
unsigned long encode_dr7(int drnum, unsigned int len, unsigned int type);
|
|
int decode_dr7(unsigned long dr7, int bpnum, unsigned *len, unsigned *type);
|
|
|
|
extern int arch_bp_generic_fields(int x86_len, int x86_type,
|
|
int *gen_len, int *gen_type);
|
|
|
|
extern struct pmu perf_ops_bp;
|
|
|
|
#endif /* __KERNEL__ */
|
|
#endif /* _I386_HW_BREAKPOINT_H */
|
|
|