14305e685d
The patch removes MXC_GPIO_IRQS and instead uses ARCH_NR_GPIOS to define gpio number. This change is need when we change mxc gpio driver to be device tree aware. When migrating the driver to device tree, pdev->id becomes unusable. It requires driver get gpio range from gpio core, which will dynamically allocates number from ARCH_NR_GPIOS to 0. As a bonus point, it removes lines of '#if' and make the code a little bit cleaner. The side effect is the waste of number. But this is not a point when we go single image. Signed-off-by: Shawn Guo <shawn.guo@linaro.org> Signed-off-by: Grant Likely <grant.likely@secretlab.ca>
59 lines
1.5 KiB
C
59 lines
1.5 KiB
C
/*
|
|
* Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved.
|
|
*/
|
|
|
|
/*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#ifndef __ASM_ARCH_MXC_IRQS_H__
|
|
#define __ASM_ARCH_MXC_IRQS_H__
|
|
|
|
#include <asm-generic/gpio.h>
|
|
|
|
/*
|
|
* SoCs with TZIC interrupt controller have 128 IRQs, those with AVIC have 64
|
|
*/
|
|
#ifdef CONFIG_MXC_TZIC
|
|
#define MXC_INTERNAL_IRQS 128
|
|
#else
|
|
#define MXC_INTERNAL_IRQS 64
|
|
#endif
|
|
|
|
#define MXC_GPIO_IRQ_START MXC_INTERNAL_IRQS
|
|
|
|
/*
|
|
* The next 16 interrupts are for board specific purposes. Since
|
|
* the kernel can only run on one machine at a time, we can re-use
|
|
* these. If you need more, increase MXC_BOARD_IRQS, but keep it
|
|
* within sensible limits.
|
|
*/
|
|
#define MXC_BOARD_IRQ_START (MXC_INTERNAL_IRQS + ARCH_NR_GPIOS)
|
|
|
|
#ifdef CONFIG_MACH_MX31ADS_WM1133_EV1
|
|
#define MXC_BOARD_IRQS 80
|
|
#else
|
|
#define MXC_BOARD_IRQS 16
|
|
#endif
|
|
|
|
#define MXC_IPU_IRQ_START (MXC_BOARD_IRQ_START + MXC_BOARD_IRQS)
|
|
|
|
#ifdef CONFIG_MX3_IPU_IRQS
|
|
#define MX3_IPU_IRQS CONFIG_MX3_IPU_IRQS
|
|
#else
|
|
#define MX3_IPU_IRQS 0
|
|
#endif
|
|
/* REVISIT: Add IPU irqs on IMX51 */
|
|
|
|
#define NR_IRQS (MXC_IPU_IRQ_START + MX3_IPU_IRQS)
|
|
|
|
extern int imx_irq_set_priority(unsigned char irq, unsigned char prio);
|
|
|
|
/* all normal IRQs can be FIQs */
|
|
#define FIQ_START 0
|
|
/* switch between IRQ and FIQ */
|
|
extern int mxc_set_irq_fiq(unsigned int irq, unsigned int type);
|
|
|
|
#endif /* __ASM_ARCH_MXC_IRQS_H__ */
|