ee8e5d5fbe
This patch separates the PMU driver code from the low level CCI driver code and enables the PMU driver for ARM64. Introduces config options for both. ARM_CCI400_PORT_CTRL - controls the low level driver code for CCI400 ports. ARM_CCI400_PMU - controls the PMU driver code ARM_CCI400_COMMON - Common defintions for CCI400 This patch also changes: ARM_CCI - common code for probing the CCI devices. This can be used for adding support for newer CCI versions(e.g, CCI-500). Cc: Bartlomiej Zolnierkiewicz <b.zolnierkie@samsung.com> Cc: Kukjin Kim <kgene@kernel.org> Cc: Abhilash Kesavan <a.kesavan@samsung.com> Cc: Liviu Dudau <liviu.dudau@arm.com> Cc: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com> Cc: Sudeep Holla <sudeep.holla@arm.com> Cc: Nicolas Pitre <nicolas.pitre@linaro.org> Cc: Punit Agrawal <punit.agrawal@arm.com> Acked-by: Sudeep Holla <sudeep.holla@arm.com> Acked-by: Nicolas Pitre <nicolas.pitre@linaro.org> Acked-by: Punit Agrawal <punit.agrawal@arm.com> Signed-off-by: Suzuki K. Poulose <suzuki.poulose@arm.com> Signed-off-by: Will Deacon <will.deacon@arm.com>
68 lines
2 KiB
C
68 lines
2 KiB
C
/*
|
|
* CCI cache coherent interconnect support
|
|
*
|
|
* Copyright (C) 2013 ARM Ltd.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
*/
|
|
|
|
#ifndef __LINUX_ARM_CCI_H
|
|
#define __LINUX_ARM_CCI_H
|
|
|
|
#include <linux/errno.h>
|
|
#include <linux/types.h>
|
|
|
|
#include <asm/arm-cci.h>
|
|
|
|
struct device_node;
|
|
|
|
#ifdef CONFIG_ARM_CCI
|
|
extern bool cci_probed(void);
|
|
#else
|
|
static inline bool cci_probed(void) { return false; }
|
|
#endif
|
|
|
|
#ifdef CONFIG_ARM_CCI400_PORT_CTRL
|
|
extern int cci_ace_get_port(struct device_node *dn);
|
|
extern int cci_disable_port_by_cpu(u64 mpidr);
|
|
extern int __cci_control_port_by_device(struct device_node *dn, bool enable);
|
|
extern int __cci_control_port_by_index(u32 port, bool enable);
|
|
#else
|
|
static inline int cci_ace_get_port(struct device_node *dn)
|
|
{
|
|
return -ENODEV;
|
|
}
|
|
static inline int cci_disable_port_by_cpu(u64 mpidr) { return -ENODEV; }
|
|
static inline int __cci_control_port_by_device(struct device_node *dn,
|
|
bool enable)
|
|
{
|
|
return -ENODEV;
|
|
}
|
|
static inline int __cci_control_port_by_index(u32 port, bool enable)
|
|
{
|
|
return -ENODEV;
|
|
}
|
|
#endif
|
|
|
|
#define cci_disable_port_by_device(dev) \
|
|
__cci_control_port_by_device(dev, false)
|
|
#define cci_enable_port_by_device(dev) \
|
|
__cci_control_port_by_device(dev, true)
|
|
#define cci_disable_port_by_index(dev) \
|
|
__cci_control_port_by_index(dev, false)
|
|
#define cci_enable_port_by_index(dev) \
|
|
__cci_control_port_by_index(dev, true)
|
|
|
|
#endif
|