a6528d0172
cciss: Fix hard reset code. Smart Array controllers newer than the P600 do not honor the PCI power state method of resetting the controllers. Instead, in these cases we can get them to reset via the "doorbell" register. This escaped notice until we began using "performant" mode because the fact that the controllers did not reset did not normally impede subsequent operation, and so things generally appeared to "work". Once the performant mode code was added, if the controller does not reset, it remains in performant mode. The code immediately after the reset presumes the controller is in "simple" mode (which previously, it had remained in simple mode the whole time). If the controller remains in performant mode any code which presumes it is in simple mode will not work. So the reset needs to be fixed. Unfortunately there are some controllers which cannot be reset by either method. (eg. p800). We detect these cases by noticing that the controller seems to remain in performant mode even after a reset has been attempted. In those cases we ignore the controller, as any commands outstanding on it will result in stale completions. To sum up, we try to do a better job of resetting the controller if "reset_devices" is set, and if it doesn't work, we ignore that controller. Signed-off-by: Stephen M. Cameron <scameron@beardog.cce.hp.com> Signed-off-by: Jens Axboe <jaxboe@fusionio.com>
257 lines
6.9 KiB
C
257 lines
6.9 KiB
C
#ifndef CCISS_CMD_H
|
|
#define CCISS_CMD_H
|
|
|
|
#include <linux/cciss_defs.h>
|
|
|
|
/* DEFINES */
|
|
#define CISS_VERSION "1.00"
|
|
|
|
/* general boundary definitions */
|
|
#define MAXSGENTRIES 32
|
|
#define CCISS_SG_CHAIN 0x80000000
|
|
#define MAXREPLYQS 256
|
|
|
|
/* Unit Attentions ASC's as defined for the MSA2012sa */
|
|
#define POWER_OR_RESET 0x29
|
|
#define STATE_CHANGED 0x2a
|
|
#define UNIT_ATTENTION_CLEARED 0x2f
|
|
#define LUN_FAILED 0x3e
|
|
#define REPORT_LUNS_CHANGED 0x3f
|
|
|
|
/* Unit Attentions ASCQ's as defined for the MSA2012sa */
|
|
|
|
/* These ASCQ's defined for ASC = POWER_OR_RESET */
|
|
#define POWER_ON_RESET 0x00
|
|
#define POWER_ON_REBOOT 0x01
|
|
#define SCSI_BUS_RESET 0x02
|
|
#define MSA_TARGET_RESET 0x03
|
|
#define CONTROLLER_FAILOVER 0x04
|
|
#define TRANSCEIVER_SE 0x05
|
|
#define TRANSCEIVER_LVD 0x06
|
|
|
|
/* These ASCQ's defined for ASC = STATE_CHANGED */
|
|
#define RESERVATION_PREEMPTED 0x03
|
|
#define ASYM_ACCESS_CHANGED 0x06
|
|
#define LUN_CAPACITY_CHANGED 0x09
|
|
|
|
/* config space register offsets */
|
|
#define CFG_VENDORID 0x00
|
|
#define CFG_DEVICEID 0x02
|
|
#define CFG_I2OBAR 0x10
|
|
#define CFG_MEM1BAR 0x14
|
|
|
|
/* i2o space register offsets */
|
|
#define I2O_IBDB_SET 0x20
|
|
#define I2O_IBDB_CLEAR 0x70
|
|
#define I2O_INT_STATUS 0x30
|
|
#define I2O_INT_MASK 0x34
|
|
#define I2O_IBPOST_Q 0x40
|
|
#define I2O_OBPOST_Q 0x44
|
|
#define I2O_DMA1_CFG 0x214
|
|
|
|
/* Configuration Table */
|
|
#define CFGTBL_ChangeReq 0x00000001l
|
|
#define CFGTBL_AccCmds 0x00000001l
|
|
#define DOORBELL_CTLR_RESET 0x00000004l
|
|
|
|
#define CFGTBL_Trans_Simple 0x00000002l
|
|
#define CFGTBL_Trans_Performant 0x00000004l
|
|
|
|
#define CFGTBL_BusType_Ultra2 0x00000001l
|
|
#define CFGTBL_BusType_Ultra3 0x00000002l
|
|
#define CFGTBL_BusType_Fibre1G 0x00000100l
|
|
#define CFGTBL_BusType_Fibre2G 0x00000200l
|
|
typedef struct _vals32
|
|
{
|
|
__u32 lower;
|
|
__u32 upper;
|
|
} vals32;
|
|
|
|
typedef union _u64bit
|
|
{
|
|
vals32 val32;
|
|
__u64 val;
|
|
} u64bit;
|
|
|
|
/* Type defs used in the following structs */
|
|
#define QWORD vals32
|
|
|
|
/* STRUCTURES */
|
|
#define CISS_MAX_PHYS_LUN 1024
|
|
/* SCSI-3 Cmmands */
|
|
|
|
#pragma pack(1)
|
|
|
|
#define CISS_INQUIRY 0x12
|
|
/* Date returned */
|
|
typedef struct _InquiryData_struct
|
|
{
|
|
BYTE data_byte[36];
|
|
} InquiryData_struct;
|
|
|
|
#define CISS_REPORT_LOG 0xc2 /* Report Logical LUNs */
|
|
#define CISS_REPORT_PHYS 0xc3 /* Report Physical LUNs */
|
|
/* Data returned */
|
|
typedef struct _ReportLUNdata_struct
|
|
{
|
|
BYTE LUNListLength[4];
|
|
DWORD reserved;
|
|
BYTE LUN[CISS_MAX_LUN][8];
|
|
} ReportLunData_struct;
|
|
|
|
#define CCISS_READ_CAPACITY 0x25 /* Read Capacity */
|
|
typedef struct _ReadCapdata_struct
|
|
{
|
|
BYTE total_size[4]; /* Total size in blocks */
|
|
BYTE block_size[4]; /* Size of blocks in bytes */
|
|
} ReadCapdata_struct;
|
|
|
|
#define CCISS_READ_CAPACITY_16 0x9e /* Read Capacity 16 */
|
|
|
|
/* service action to differentiate a 16 byte read capacity from
|
|
other commands that use the 0x9e SCSI op code */
|
|
|
|
#define CCISS_READ_CAPACITY_16_SERVICE_ACT 0x10
|
|
|
|
typedef struct _ReadCapdata_struct_16
|
|
{
|
|
BYTE total_size[8]; /* Total size in blocks */
|
|
BYTE block_size[4]; /* Size of blocks in bytes */
|
|
BYTE prot_en:1; /* protection enable bit */
|
|
BYTE rto_en:1; /* reference tag own enable bit */
|
|
BYTE reserved:6; /* reserved bits */
|
|
BYTE reserved2[18]; /* reserved bytes per spec */
|
|
} ReadCapdata_struct_16;
|
|
|
|
/* Define the supported read/write commands for cciss based controllers */
|
|
|
|
#define CCISS_READ_10 0x28 /* Read(10) */
|
|
#define CCISS_WRITE_10 0x2a /* Write(10) */
|
|
#define CCISS_READ_16 0x88 /* Read(16) */
|
|
#define CCISS_WRITE_16 0x8a /* Write(16) */
|
|
|
|
/* Define the CDB lengths supported by cciss based controllers */
|
|
|
|
#define CDB_LEN10 10
|
|
#define CDB_LEN16 16
|
|
|
|
/* BMIC commands */
|
|
#define BMIC_READ 0x26
|
|
#define BMIC_WRITE 0x27
|
|
#define BMIC_CACHE_FLUSH 0xc2
|
|
#define CCISS_CACHE_FLUSH 0x01 /* C2 was already being used by CCISS */
|
|
|
|
/* Command List Structure */
|
|
#define CTLR_LUNID "\0\0\0\0\0\0\0\0"
|
|
|
|
typedef struct _CommandListHeader_struct {
|
|
BYTE ReplyQueue;
|
|
BYTE SGList;
|
|
HWORD SGTotal;
|
|
QWORD Tag;
|
|
LUNAddr_struct LUN;
|
|
} CommandListHeader_struct;
|
|
typedef struct _ErrDescriptor_struct {
|
|
QWORD Addr;
|
|
DWORD Len;
|
|
} ErrDescriptor_struct;
|
|
typedef struct _SGDescriptor_struct {
|
|
QWORD Addr;
|
|
DWORD Len;
|
|
DWORD Ext;
|
|
} SGDescriptor_struct;
|
|
|
|
/* Command types */
|
|
#define CMD_RWREQ 0x00
|
|
#define CMD_IOCTL_PEND 0x01
|
|
#define CMD_SCSI 0x03
|
|
#define CMD_MSG_DONE 0x04
|
|
#define CMD_MSG_TIMEOUT 0x05
|
|
#define CMD_MSG_STALE 0xff
|
|
|
|
/* This structure needs to be divisible by COMMANDLIST_ALIGNMENT
|
|
* because low bits of the address are used to to indicate that
|
|
* whether the tag contains an index or an address. PAD_32 and
|
|
* PAD_64 can be adjusted independently as needed for 32-bit
|
|
* and 64-bits systems.
|
|
*/
|
|
#define COMMANDLIST_ALIGNMENT (32)
|
|
#define IS_64_BIT ((sizeof(long) - 4)/4)
|
|
#define IS_32_BIT (!IS_64_BIT)
|
|
#define PAD_32 (0)
|
|
#define PAD_64 (4)
|
|
#define PADSIZE (IS_32_BIT * PAD_32 + IS_64_BIT * PAD_64)
|
|
#define DIRECT_LOOKUP_BIT 0x10
|
|
#define DIRECT_LOOKUP_SHIFT 5
|
|
|
|
typedef struct _CommandList_struct {
|
|
CommandListHeader_struct Header;
|
|
RequestBlock_struct Request;
|
|
ErrDescriptor_struct ErrDesc;
|
|
SGDescriptor_struct SG[MAXSGENTRIES];
|
|
/* information associated with the command */
|
|
__u32 busaddr; /* physical address of this record */
|
|
ErrorInfo_struct * err_info; /* pointer to the allocated mem */
|
|
int ctlr;
|
|
int cmd_type;
|
|
long cmdindex;
|
|
struct hlist_node list;
|
|
struct request * rq;
|
|
struct completion *waiting;
|
|
int retry_count;
|
|
void * scsi_cmd;
|
|
char pad[PADSIZE];
|
|
} CommandList_struct;
|
|
|
|
/* Configuration Table Structure */
|
|
typedef struct _HostWrite_struct {
|
|
DWORD TransportRequest;
|
|
DWORD Reserved;
|
|
DWORD CoalIntDelay;
|
|
DWORD CoalIntCount;
|
|
} HostWrite_struct;
|
|
|
|
typedef struct _CfgTable_struct {
|
|
BYTE Signature[4];
|
|
DWORD SpecValence;
|
|
#define SIMPLE_MODE 0x02
|
|
#define PERFORMANT_MODE 0x04
|
|
#define MEMQ_MODE 0x08
|
|
DWORD TransportSupport;
|
|
DWORD TransportActive;
|
|
HostWrite_struct HostWrite;
|
|
DWORD CmdsOutMax;
|
|
DWORD BusTypes;
|
|
DWORD TransMethodOffset;
|
|
BYTE ServerName[16];
|
|
DWORD HeartBeat;
|
|
DWORD SCSI_Prefetch;
|
|
DWORD MaxSGElements;
|
|
DWORD MaxLogicalUnits;
|
|
DWORD MaxPhysicalDrives;
|
|
DWORD MaxPhysicalDrivesPerLogicalUnit;
|
|
DWORD MaxPerformantModeCommands;
|
|
u8 reserved[0x78 - 0x58];
|
|
u32 misc_fw_support; /* offset 0x78 */
|
|
#define MISC_FW_DOORBELL_RESET (0x02)
|
|
} CfgTable_struct;
|
|
|
|
struct TransTable_struct {
|
|
u32 BlockFetch0;
|
|
u32 BlockFetch1;
|
|
u32 BlockFetch2;
|
|
u32 BlockFetch3;
|
|
u32 BlockFetch4;
|
|
u32 BlockFetch5;
|
|
u32 BlockFetch6;
|
|
u32 BlockFetch7;
|
|
u32 RepQSize;
|
|
u32 RepQCount;
|
|
u32 RepQCtrAddrLow32;
|
|
u32 RepQCtrAddrHigh32;
|
|
u32 RepQAddr0Low32;
|
|
u32 RepQAddr0High32;
|
|
};
|
|
|
|
#pragma pack()
|
|
#endif /* CCISS_CMD_H */
|