3eab8095ef
With a generic plat_irq_dispatch (for Alchemy at least) code for both interrupt controller types can coexist in a single kernel image and be autodetected at runtime. Signed-off-by: Manuel Lauss <manuel.lauss@googlemail.com> Cc: linux-mips@linux-mips.org Patchwork: https://patchwork.linux-mips.org/patch/2935/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
14 lines
376 B
Makefile
14 lines
376 B
Makefile
#
|
|
# Copyright 2000, 2008 MontaVista Software Inc.
|
|
# Author: MontaVista Software, Inc. <source@mvista.com>
|
|
#
|
|
# Makefile for the Alchemy Au1xx0 CPUs, generic files.
|
|
#
|
|
|
|
obj-y += prom.o time.o clocks.o platform.o power.o setup.o \
|
|
sleeper.o dma.o dbdma.o vss.o irq.o
|
|
|
|
# optional gpiolib support
|
|
ifeq ($(CONFIG_ALCHEMY_GPIO_INDIRECT),)
|
|
obj-$(CONFIG_GPIOLIB) += gpiolib.o
|
|
endif
|