c63d0cb5fe
It is not always used, even if it is available. Signed-off-by: Yoichi Yuasa <yuasa@linux-mips.org> Cc: linux-mips <linux-mips@linux-mips.org> Patchwork: http://patchwork.linux-mips.org/patch/893/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
91 lines
2.9 KiB
C
91 lines
2.9 KiB
C
/*
|
|
*
|
|
* BRIEF MODULE DESCRIPTION
|
|
* Alchemy Pb1550 board setup.
|
|
*
|
|
* Copyright 2000, 2008 MontaVista Software Inc.
|
|
* Author: MontaVista Software, Inc. <source@mvista.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
* option) any later version.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
|
|
* WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
|
|
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
|
|
* NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
|
|
* USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
|
|
* ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along
|
|
* with this program; if not, write to the Free Software Foundation, Inc.,
|
|
* 675 Mass Ave, Cambridge, MA 02139, USA.
|
|
*/
|
|
|
|
#include <linux/init.h>
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <asm/mach-au1x00/au1000.h>
|
|
#include <asm/mach-pb1x00/pb1550.h>
|
|
#include <asm/mach-db1x00/bcsr.h>
|
|
#include <asm/mach-au1x00/gpio.h>
|
|
|
|
#include <prom.h>
|
|
|
|
|
|
char irq_tab_alchemy[][5] __initdata = {
|
|
[12] = { -1, AU1550_PCI_INTB, AU1550_PCI_INTC, AU1550_PCI_INTD, AU1550_PCI_INTA }, /* IDSEL 12 - PCI slot 2 (left) */
|
|
[13] = { -1, AU1550_PCI_INTA, AU1550_PCI_INTB, AU1550_PCI_INTC, AU1550_PCI_INTD }, /* IDSEL 13 - PCI slot 1 (right) */
|
|
};
|
|
|
|
const char *get_system_type(void)
|
|
{
|
|
return "Alchemy Pb1550";
|
|
}
|
|
|
|
void board_reset(void)
|
|
{
|
|
bcsr_write(BCSR_SYSTEM, 0);
|
|
}
|
|
|
|
void __init board_setup(void)
|
|
{
|
|
u32 pin_func;
|
|
|
|
bcsr_init(PB1550_BCSR_PHYS_ADDR,
|
|
PB1550_BCSR_PHYS_ADDR + PB1550_BCSR_HEXLED_OFS);
|
|
|
|
alchemy_gpio2_enable();
|
|
|
|
/*
|
|
* Enable PSC1 SYNC for AC'97. Normaly done in audio driver,
|
|
* but it is board specific code, so put it here.
|
|
*/
|
|
pin_func = au_readl(SYS_PINFUNC);
|
|
au_sync();
|
|
pin_func |= SYS_PF_MUST_BE_SET | SYS_PF_PSC1_S1;
|
|
au_writel(pin_func, SYS_PINFUNC);
|
|
|
|
bcsr_write(BCSR_PCMCIA, 0); /* turn off PCMCIA power */
|
|
|
|
printk(KERN_INFO "AMD Alchemy Pb1550 Board\n");
|
|
}
|
|
|
|
static int __init pb1550_init_irq(void)
|
|
{
|
|
set_irq_type(AU1550_GPIO0_INT, IRQF_TRIGGER_LOW);
|
|
set_irq_type(AU1550_GPIO1_INT, IRQF_TRIGGER_LOW);
|
|
set_irq_type(AU1550_GPIO201_205_INT, IRQF_TRIGGER_HIGH);
|
|
|
|
/* enable both PCMCIA card irqs in the shared line */
|
|
alchemy_gpio2_enable_int(201);
|
|
alchemy_gpio2_enable_int(202);
|
|
|
|
return 0;
|
|
}
|
|
arch_initcall(pb1550_init_irq);
|