7f30491ccd
After moving the the include files there were a few clean-ups: 1) Some files used #include <asm-ia64/xyz.h>, changed to <asm/xyz.h> 2) Some comments alerted maintainers to look at various header files to make matching updates if certain code were to be changed. Updated these comments to use the new include paths. 3) Some header files mentioned their own names in initial comments. Just deleted these self references. Signed-off-by: Tony Luck <tony.luck@intel.com>
28 lines
944 B
C
28 lines
944 B
C
/*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*
|
|
* Copyright (C) 2002-2006 Silicon Graphics, Inc. All Rights Reserved.
|
|
*/
|
|
#ifndef _ASM_IA64_SN_RW_MMR_H
|
|
#define _ASM_IA64_SN_RW_MMR_H
|
|
|
|
|
|
/*
|
|
* This file that access MMRs via uncached physical addresses.
|
|
* pio_phys_read_mmr - read an MMR
|
|
* pio_phys_write_mmr - write an MMR
|
|
* pio_atomic_phys_write_mmrs - atomically write 1 or 2 MMRs with psr.ic=0
|
|
* Second MMR will be skipped if address is NULL
|
|
*
|
|
* Addresses passed to these routines should be uncached physical addresses
|
|
* ie., 0x80000....
|
|
*/
|
|
|
|
|
|
extern long pio_phys_read_mmr(volatile long *mmr);
|
|
extern void pio_phys_write_mmr(volatile long *mmr, long val);
|
|
extern void pio_atomic_phys_write_mmrs(volatile long *mmr1, long val1, volatile long *mmr2, long val2);
|
|
|
|
#endif /* _ASM_IA64_SN_RW_MMR_H */
|