041cadca70
This is the basic devicetree support for C6X. Currently, four boards are supported. Each one uses a different SoC part. Two of the four supported SoCs are multicore. One with 3 cores and the other with 6 cores. There is no coherency between the core-level caches, so SMP is not an option. It is possible to run separate kernel instances on the various cores. There is currently no C6X bootloader support for device trees so we build in the DTB for now. There are some interesting twists to the hardware which are of note for device tree support. Each core has its own interrupt controller which is controlled by special purpose core registers. This core controller provides 12 general purpose prioritized interrupt sources. Each core is contained within a hardware "module" which provides L1 and L2 caches, power control, and another interrupt controller which cascades into the core interrupt controller. These core module functions are controlled by memory mapped registers. The addresses for these registers are the same for each core. That is, when coreN accesses a module-level MMIO register at a given address, it accesses the register for coreN even though other cores would use the same address to access the register in the module containing those cores. Other hardware modules (timers, enet, etc) which are memory mapped can be accessed by all cores. The timers need some further explanation for multicore SoCs. Even though all timer control registers are visible to all cores, interrupt routing or other considerations may make a given timer more suitable for use by a core than some other timer. Because of this and the desire to have the same image run on more than one core, the timer nodes have a "ti,core-mask" property which is used by the driver to scan for a suitable timer to use. Signed-off-by: Mark Salter <msalter@redhat.com> Signed-off-by: Aurelien Jacquiot <a-jacquiot@ti.com> Acked-by: Arnd Bergmann <arnd@arndb.de>
68 lines
1.3 KiB
Text
68 lines
1.3 KiB
Text
|
|
/ {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
cpu@0 {
|
|
device_type = "cpu";
|
|
model = "ti,c64x+";
|
|
reg = <0>;
|
|
};
|
|
};
|
|
|
|
soc {
|
|
compatible = "simple-bus";
|
|
model = "tms320c6457";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges;
|
|
|
|
core_pic: interrupt-controller {
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
compatible = "ti,c64x+core-pic";
|
|
};
|
|
|
|
megamod_pic: interrupt-controller@1800000 {
|
|
compatible = "ti,c64x+megamod-pic";
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
interrupt-parent = <&core_pic>;
|
|
reg = <0x1800000 0x1000>;
|
|
};
|
|
|
|
cache-controller@1840000 {
|
|
compatible = "ti,c64x+cache";
|
|
reg = <0x01840000 0x8400>;
|
|
};
|
|
|
|
device-state-controller@2880800 {
|
|
compatible = "ti,c64x+dscr";
|
|
reg = <0x02880800 0x400>;
|
|
|
|
ti,dscr-devstat = <0x20>;
|
|
ti,dscr-silicon-rev = <0x18 28 0xf>;
|
|
ti,dscr-mac-fuse-regs = <0x114 3 4 5 6
|
|
0x118 0 0 1 2>;
|
|
ti,dscr-kick-regs = <0x38 0x83E70B13
|
|
0x3c 0x95A4F1E0>;
|
|
};
|
|
|
|
timer0: timer@2940000 {
|
|
compatible = "ti,c64x+timer64";
|
|
reg = <0x2940000 0x40>;
|
|
};
|
|
|
|
clock-controller@29a0000 {
|
|
compatible = "ti,c6457-pll", "ti,c64x+pll";
|
|
reg = <0x029a0000 0x200>;
|
|
ti,c64x+pll-bypass-delay = <300>;
|
|
ti,c64x+pll-reset-delay = <24000>;
|
|
ti,c64x+pll-lock-delay = <50000>;
|
|
};
|
|
};
|
|
};
|