510c0ffdd4
Adds the counter-32k timers nodes present in OMAP2/3/4 devices and device-tree binding documentation for OMAP counter-32k. Signed-off-by: Jon Hunter <jon-hunter@ti.com> Signed-off-by: Benoit Cousson <b-cousson@ti.com>
60 lines
1.4 KiB
Text
60 lines
1.4 KiB
Text
/*
|
|
* Device Tree Source for OMAP2420 SoC
|
|
*
|
|
* Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
|
|
*
|
|
* This file is licensed under the terms of the GNU General Public License
|
|
* version 2. This program is licensed "as is" without any warranty of any
|
|
* kind, whether express or implied.
|
|
*/
|
|
|
|
/include/ "omap2.dtsi"
|
|
|
|
/ {
|
|
compatible = "ti,omap2420", "ti,omap2";
|
|
|
|
ocp {
|
|
counter32k: counter@48004000 {
|
|
compatible = "ti,omap-counter32k";
|
|
reg = <0x48004000 0x20>;
|
|
ti,hwmods = "counter_32k";
|
|
};
|
|
|
|
omap2420_pmx: pinmux@48000030 {
|
|
compatible = "ti,omap2420-padconf", "pinctrl-single";
|
|
reg = <0x48000030 0x0113>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
pinctrl-single,register-width = <8>;
|
|
pinctrl-single,function-mask = <0x3f>;
|
|
};
|
|
|
|
mcbsp1: mcbsp@48074000 {
|
|
compatible = "ti,omap2420-mcbsp";
|
|
reg = <0x48074000 0xff>;
|
|
reg-names = "mpu";
|
|
interrupts = <59>, /* TX interrupt */
|
|
<60>; /* RX interrupt */
|
|
interrupt-names = "tx", "rx";
|
|
ti,hwmods = "mcbsp1";
|
|
};
|
|
|
|
mcbsp2: mcbsp@48076000 {
|
|
compatible = "ti,omap2420-mcbsp";
|
|
reg = <0x48076000 0xff>;
|
|
reg-names = "mpu";
|
|
interrupts = <62>, /* TX interrupt */
|
|
<63>; /* RX interrupt */
|
|
interrupt-names = "tx", "rx";
|
|
ti,hwmods = "mcbsp2";
|
|
};
|
|
|
|
timer1: timer@48028000 {
|
|
compatible = "ti,omap2-timer";
|
|
reg = <0x48028000 0x400>;
|
|
interrupts = <37>;
|
|
ti,hwmods = "timer1";
|
|
ti,timer-alwon;
|
|
};
|
|
};
|
|
};
|