fef1c772fa
This adds the basic support for running on BPA machines. So far, this is only the IBM workstation, and it will not run on others without a little more generalization. It should be possible to configure a kernel for any combination of CONFIG_PPC_BPA with any of the other multiplatform targets. Signed-off-by: Arnd Bergmann <arndb@de.ibm.com> Signed-off-by: Paul Mackerras <paulus@samba.org>
208 lines
6.7 KiB
C
208 lines
6.7 KiB
C
/*
|
|
* arch/ppc64/kernel/cputable.c
|
|
*
|
|
* Copyright (C) 2001 Ben. Herrenschmidt (benh@kernel.crashing.org)
|
|
*
|
|
* Modifications for ppc64:
|
|
* Copyright (C) 2003 Dave Engebretsen <engebret@us.ibm.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation; either version
|
|
* 2 of the License, or (at your option) any later version.
|
|
*/
|
|
|
|
#include <linux/config.h>
|
|
#include <linux/string.h>
|
|
#include <linux/sched.h>
|
|
#include <linux/threads.h>
|
|
#include <linux/init.h>
|
|
#include <linux/module.h>
|
|
|
|
#include <asm/cputable.h>
|
|
|
|
struct cpu_spec* cur_cpu_spec = NULL;
|
|
EXPORT_SYMBOL(cur_cpu_spec);
|
|
|
|
/* NOTE:
|
|
* Unlike ppc32, ppc64 will only call this once for the boot CPU, it's
|
|
* the responsibility of the appropriate CPU save/restore functions to
|
|
* eventually copy these settings over. Those save/restore aren't yet
|
|
* part of the cputable though. That has to be fixed for both ppc32
|
|
* and ppc64
|
|
*/
|
|
extern void __setup_cpu_power3(unsigned long offset, struct cpu_spec* spec);
|
|
extern void __setup_cpu_power4(unsigned long offset, struct cpu_spec* spec);
|
|
extern void __setup_cpu_ppc970(unsigned long offset, struct cpu_spec* spec);
|
|
extern void __setup_cpu_be(unsigned long offset, struct cpu_spec* spec);
|
|
|
|
|
|
/* We only set the altivec features if the kernel was compiled with altivec
|
|
* support
|
|
*/
|
|
#ifdef CONFIG_ALTIVEC
|
|
#define CPU_FTR_ALTIVEC_COMP CPU_FTR_ALTIVEC
|
|
#define PPC_FEATURE_HAS_ALTIVEC_COMP PPC_FEATURE_HAS_ALTIVEC
|
|
#else
|
|
#define CPU_FTR_ALTIVEC_COMP 0
|
|
#define PPC_FEATURE_HAS_ALTIVEC_COMP 0
|
|
#endif
|
|
|
|
struct cpu_spec cpu_specs[] = {
|
|
{ /* Power3 */
|
|
0xffff0000, 0x00400000, "POWER3 (630)",
|
|
CPU_FTR_SPLIT_ID_CACHE | CPU_FTR_USE_TB | CPU_FTR_HPTE_TABLE |
|
|
CPU_FTR_IABR | CPU_FTR_PMC8,
|
|
COMMON_USER_PPC64,
|
|
128, 128,
|
|
__setup_cpu_power3,
|
|
COMMON_PPC64_FW
|
|
},
|
|
{ /* Power3+ */
|
|
0xffff0000, 0x00410000, "POWER3 (630+)",
|
|
CPU_FTR_SPLIT_ID_CACHE | CPU_FTR_USE_TB | CPU_FTR_HPTE_TABLE |
|
|
CPU_FTR_IABR | CPU_FTR_PMC8,
|
|
COMMON_USER_PPC64,
|
|
128, 128,
|
|
__setup_cpu_power3,
|
|
COMMON_PPC64_FW
|
|
},
|
|
{ /* Northstar */
|
|
0xffff0000, 0x00330000, "RS64-II (northstar)",
|
|
CPU_FTR_SPLIT_ID_CACHE | CPU_FTR_USE_TB | CPU_FTR_HPTE_TABLE |
|
|
CPU_FTR_IABR | CPU_FTR_PMC8 | CPU_FTR_MMCRA,
|
|
COMMON_USER_PPC64,
|
|
128, 128,
|
|
__setup_cpu_power3,
|
|
COMMON_PPC64_FW
|
|
},
|
|
{ /* Pulsar */
|
|
0xffff0000, 0x00340000, "RS64-III (pulsar)",
|
|
CPU_FTR_SPLIT_ID_CACHE | CPU_FTR_USE_TB | CPU_FTR_HPTE_TABLE |
|
|
CPU_FTR_IABR | CPU_FTR_PMC8 | CPU_FTR_MMCRA,
|
|
COMMON_USER_PPC64,
|
|
128, 128,
|
|
__setup_cpu_power3,
|
|
COMMON_PPC64_FW
|
|
},
|
|
{ /* I-star */
|
|
0xffff0000, 0x00360000, "RS64-III (icestar)",
|
|
CPU_FTR_SPLIT_ID_CACHE | CPU_FTR_USE_TB | CPU_FTR_HPTE_TABLE |
|
|
CPU_FTR_IABR | CPU_FTR_PMC8 | CPU_FTR_MMCRA,
|
|
COMMON_USER_PPC64,
|
|
128, 128,
|
|
__setup_cpu_power3,
|
|
COMMON_PPC64_FW
|
|
},
|
|
{ /* S-star */
|
|
0xffff0000, 0x00370000, "RS64-IV (sstar)",
|
|
CPU_FTR_SPLIT_ID_CACHE | CPU_FTR_USE_TB | CPU_FTR_HPTE_TABLE |
|
|
CPU_FTR_IABR | CPU_FTR_PMC8 | CPU_FTR_MMCRA,
|
|
COMMON_USER_PPC64,
|
|
128, 128,
|
|
__setup_cpu_power3,
|
|
COMMON_PPC64_FW
|
|
},
|
|
{ /* Power4 */
|
|
0xffff0000, 0x00350000, "POWER4 (gp)",
|
|
CPU_FTR_SPLIT_ID_CACHE | CPU_FTR_USE_TB | CPU_FTR_HPTE_TABLE |
|
|
CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_PMC8 | CPU_FTR_MMCRA,
|
|
COMMON_USER_PPC64,
|
|
128, 128,
|
|
__setup_cpu_power4,
|
|
COMMON_PPC64_FW
|
|
},
|
|
{ /* Power4+ */
|
|
0xffff0000, 0x00380000, "POWER4+ (gq)",
|
|
CPU_FTR_SPLIT_ID_CACHE | CPU_FTR_USE_TB | CPU_FTR_HPTE_TABLE |
|
|
CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_PMC8 | CPU_FTR_MMCRA,
|
|
COMMON_USER_PPC64,
|
|
128, 128,
|
|
__setup_cpu_power4,
|
|
COMMON_PPC64_FW
|
|
},
|
|
{ /* PPC970 */
|
|
0xffff0000, 0x00390000, "PPC970",
|
|
CPU_FTR_SPLIT_ID_CACHE | CPU_FTR_USE_TB | CPU_FTR_HPTE_TABLE |
|
|
CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_ALTIVEC_COMP |
|
|
CPU_FTR_CAN_NAP | CPU_FTR_PMC8 | CPU_FTR_MMCRA,
|
|
COMMON_USER_PPC64 | PPC_FEATURE_HAS_ALTIVEC_COMP,
|
|
128, 128,
|
|
__setup_cpu_ppc970,
|
|
COMMON_PPC64_FW
|
|
},
|
|
{ /* PPC970FX */
|
|
0xffff0000, 0x003c0000, "PPC970FX",
|
|
CPU_FTR_SPLIT_ID_CACHE | CPU_FTR_USE_TB | CPU_FTR_HPTE_TABLE |
|
|
CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_ALTIVEC_COMP |
|
|
CPU_FTR_CAN_NAP | CPU_FTR_PMC8 | CPU_FTR_MMCRA,
|
|
COMMON_USER_PPC64 | PPC_FEATURE_HAS_ALTIVEC_COMP,
|
|
128, 128,
|
|
__setup_cpu_ppc970,
|
|
COMMON_PPC64_FW
|
|
},
|
|
{ /* Power5 */
|
|
0xffff0000, 0x003a0000, "POWER5 (gr)",
|
|
CPU_FTR_SPLIT_ID_CACHE | CPU_FTR_USE_TB | CPU_FTR_HPTE_TABLE |
|
|
CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_MMCRA | CPU_FTR_SMT |
|
|
CPU_FTR_COHERENT_ICACHE | CPU_FTR_LOCKLESS_TLBIE |
|
|
CPU_FTR_MMCRA_SIHV,
|
|
COMMON_USER_PPC64,
|
|
128, 128,
|
|
__setup_cpu_power4,
|
|
COMMON_PPC64_FW
|
|
},
|
|
{ /* Power5 */
|
|
0xffff0000, 0x003b0000, "POWER5 (gs)",
|
|
CPU_FTR_SPLIT_ID_CACHE | CPU_FTR_USE_TB | CPU_FTR_HPTE_TABLE |
|
|
CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_MMCRA | CPU_FTR_SMT |
|
|
CPU_FTR_COHERENT_ICACHE | CPU_FTR_LOCKLESS_TLBIE |
|
|
CPU_FTR_MMCRA_SIHV,
|
|
COMMON_USER_PPC64,
|
|
128, 128,
|
|
__setup_cpu_power4,
|
|
COMMON_PPC64_FW
|
|
},
|
|
{ /* BE DD1.x */
|
|
0xffff0000, 0x00700000, "Broadband Engine",
|
|
CPU_FTR_SPLIT_ID_CACHE | CPU_FTR_USE_TB | CPU_FTR_HPTE_TABLE |
|
|
CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_ALTIVEC_COMP |
|
|
CPU_FTR_SMT,
|
|
COMMON_USER_PPC64 | PPC_FEATURE_HAS_ALTIVEC_COMP,
|
|
128, 128,
|
|
__setup_cpu_be,
|
|
COMMON_PPC64_FW
|
|
},
|
|
{ /* default match */
|
|
0x00000000, 0x00000000, "POWER4 (compatible)",
|
|
CPU_FTR_SPLIT_ID_CACHE | CPU_FTR_USE_TB | CPU_FTR_HPTE_TABLE |
|
|
CPU_FTR_PPCAS_ARCH_V2,
|
|
COMMON_USER_PPC64,
|
|
128, 128,
|
|
__setup_cpu_power4,
|
|
COMMON_PPC64_FW
|
|
}
|
|
};
|
|
|
|
firmware_feature_t firmware_features_table[FIRMWARE_MAX_FEATURES] = {
|
|
{FW_FEATURE_PFT, "hcall-pft"},
|
|
{FW_FEATURE_TCE, "hcall-tce"},
|
|
{FW_FEATURE_SPRG0, "hcall-sprg0"},
|
|
{FW_FEATURE_DABR, "hcall-dabr"},
|
|
{FW_FEATURE_COPY, "hcall-copy"},
|
|
{FW_FEATURE_ASR, "hcall-asr"},
|
|
{FW_FEATURE_DEBUG, "hcall-debug"},
|
|
{FW_FEATURE_PERF, "hcall-perf"},
|
|
{FW_FEATURE_DUMP, "hcall-dump"},
|
|
{FW_FEATURE_INTERRUPT, "hcall-interrupt"},
|
|
{FW_FEATURE_MIGRATE, "hcall-migrate"},
|
|
{FW_FEATURE_PERFMON, "hcall-perfmon"},
|
|
{FW_FEATURE_CRQ, "hcall-crq"},
|
|
{FW_FEATURE_VIO, "hcall-vio"},
|
|
{FW_FEATURE_RDMA, "hcall-rdma"},
|
|
{FW_FEATURE_LLAN, "hcall-lLAN"},
|
|
{FW_FEATURE_BULK, "hcall-bulk"},
|
|
{FW_FEATURE_XDABR, "hcall-xdabr"},
|
|
{FW_FEATURE_MULTITCE, "hcall-multi-tce"},
|
|
{FW_FEATURE_SPLPAR, "hcall-splpar"},
|
|
};
|