97dcb82de6
The irq_base for {mips,rm7k,rm9k}_cpu_irq_init() are constant on all
platforms and are same value on most platforms (0 or 16, depends on
CONFIG_I8259). Define them in asm-mips/mach-generic/irq.h and make
them customizable. This will save a few cycle on each CPU interrupt.
A good side effect is removing some dependencies to MALTA in generic
SMTC code.
Although MIPS_CPU_IRQ_BASE is customizable, this patch changes irq
mappings on DDB5477, EMMA2RH and MIPS_SIM, since really customizing
them might cause some header dependency problem and there seems no
good reason to customize it. So currently only VR41XX is using custom
MIPS_CPU_IRQ_BASE value, which is 0 regardless of CONFIG_I8259.
Testing this patch on those platforms is greatly appreciated. Thank
you.
Signed-off-by: Atsushi Nemoto <anemo@mba.ocn.ne.jp>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
65 lines
1.4 KiB
C
65 lines
1.4 KiB
C
/*
|
|
* Copyright (C) 2004, 2005 MIPS Technologies, Inc. All rights reserved.
|
|
*
|
|
*/
|
|
|
|
#ifndef __ASM_RTLX_H
|
|
#define __ASM_RTLX_H_
|
|
|
|
#include <irq.h>
|
|
|
|
#define LX_NODE_BASE 10
|
|
|
|
#define MIPS_CPU_RTLX_IRQ 0
|
|
|
|
#define RTLX_VERSION 2
|
|
#define RTLX_xID 0x12345600
|
|
#define RTLX_ID (RTLX_xID | RTLX_VERSION)
|
|
#define RTLX_CHANNELS 8
|
|
|
|
#define RTLX_CHANNEL_STDIO 0
|
|
#define RTLX_CHANNEL_DBG 1
|
|
#define RTLX_CHANNEL_SYSIO 2
|
|
|
|
extern int rtlx_open(int index, int can_sleep);
|
|
extern int rtlx_release(int index);
|
|
extern ssize_t rtlx_read(int index, void *buff, size_t count, int user);
|
|
extern ssize_t rtlx_write(int index, void *buffer, size_t count, int user);
|
|
extern unsigned int rtlx_read_poll(int index, int can_sleep);
|
|
extern unsigned int rtlx_write_poll(int index);
|
|
|
|
enum rtlx_state {
|
|
RTLX_STATE_UNUSED,
|
|
RTLX_STATE_INITIALISED,
|
|
RTLX_STATE_REMOTE_READY,
|
|
RTLX_STATE_OPENED
|
|
};
|
|
|
|
#define RTLX_BUFFER_SIZE 1024
|
|
|
|
/* each channel supports read and write.
|
|
linux (vpe0) reads lx_buffer and writes rt_buffer
|
|
SP (vpe1) reads rt_buffer and writes lx_buffer
|
|
*/
|
|
struct rtlx_channel {
|
|
enum rtlx_state rt_state;
|
|
enum rtlx_state lx_state;
|
|
|
|
int buffer_size;
|
|
|
|
/* read and write indexes per buffer */
|
|
int rt_write, rt_read;
|
|
char *rt_buffer;
|
|
|
|
int lx_write, lx_read;
|
|
char *lx_buffer;
|
|
};
|
|
|
|
struct rtlx_info {
|
|
unsigned long id;
|
|
enum rtlx_state state;
|
|
|
|
struct rtlx_channel channel[RTLX_CHANNELS];
|
|
};
|
|
|
|
#endif /* __ASM_RTLX_H_ */
|