d214109875
Now that the SPDX tag is in all USB files, that identifies the license in a specific and legally-defined manner. So the extra GPL text wording can be removed as it is no longer needed at all. This is done on a quest to remove the 700+ different ways that files in the kernel describe the GPL license text. And there's unneeded stuff like the address (sometimes incorrect) for the FSF which is never needed. No copyright headers or other non-license-description text was removed. Acked-by: Alan Stern <stern@rowland.harvard.edu> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
53 lines
1.9 KiB
C
53 lines
1.9 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/* Copyright (C) 2005-2010,2012 Freescale Semiconductor, Inc.
|
|
* Copyright (c) 2005 MontaVista Software
|
|
*/
|
|
#ifndef _EHCI_FSL_H
|
|
#define _EHCI_FSL_H
|
|
|
|
/* offsets for the non-ehci registers in the FSL SOC USB controller */
|
|
#define FSL_SOC_USB_SBUSCFG 0x90
|
|
#define SBUSCFG_INCR8 0x02 /* INCR8, specified */
|
|
#define FSL_SOC_USB_ULPIVP 0x170
|
|
#define FSL_SOC_USB_PORTSC1 0x184
|
|
#define PORT_PTS_MSK (3<<30)
|
|
#define PORT_PTS_UTMI (0<<30)
|
|
#define PORT_PTS_ULPI (2<<30)
|
|
#define PORT_PTS_SERIAL (3<<30)
|
|
#define PORT_PTS_PTW (1<<28)
|
|
#define FSL_SOC_USB_PORTSC2 0x188
|
|
#define FSL_SOC_USB_USBMODE 0x1a8
|
|
#define USBMODE_CM_MASK (3 << 0) /* controller mode mask */
|
|
#define USBMODE_CM_HOST (3 << 0) /* controller mode: host */
|
|
#define USBMODE_ES (1 << 2) /* (Big) Endian Select */
|
|
|
|
#define FSL_SOC_USB_USBGENCTRL 0x200
|
|
#define USBGENCTRL_PPP (1 << 3)
|
|
#define USBGENCTRL_PFP (1 << 2)
|
|
#define FSL_SOC_USB_ISIPHYCTRL 0x204
|
|
#define ISIPHYCTRL_PXE (1)
|
|
#define ISIPHYCTRL_PHYE (1 << 4)
|
|
|
|
#define FSL_SOC_USB_SNOOP1 0x400 /* NOTE: big-endian */
|
|
#define FSL_SOC_USB_SNOOP2 0x404 /* NOTE: big-endian */
|
|
#define FSL_SOC_USB_AGECNTTHRSH 0x408 /* NOTE: big-endian */
|
|
#define FSL_SOC_USB_PRICTRL 0x40c /* NOTE: big-endian */
|
|
#define FSL_SOC_USB_SICTRL 0x410 /* NOTE: big-endian */
|
|
#define FSL_SOC_USB_CTRL 0x500 /* NOTE: big-endian */
|
|
#define CTRL_UTMI_PHY_EN (1<<9)
|
|
#define CTRL_PHY_CLK_VALID (1 << 17)
|
|
#define SNOOP_SIZE_2GB 0x1e
|
|
|
|
/* control Register Bit Masks */
|
|
#define CONTROL_REGISTER_W1C_MASK 0x00020000 /* W1C: PHY_CLK_VALID */
|
|
#define ULPI_INT_EN (1<<0)
|
|
#define WU_INT_EN (1<<1)
|
|
#define USB_CTRL_USB_EN (1<<2)
|
|
#define LINE_STATE_FILTER__EN (1<<3)
|
|
#define KEEP_OTG_ON (1<<4)
|
|
#define OTG_PORT (1<<5)
|
|
#define PLL_RESET (1<<8)
|
|
#define UTMI_PHY_EN (1<<9)
|
|
#define ULPI_PHY_CLK_SEL (1<<10)
|
|
#define PHY_CLK_VALID (1<<17)
|
|
#endif /* _EHCI_FSL_H */
|