de000a88c1
A few minor bug and comment fixes, plus some fixes for the PRCM CCU driver merged in the prior pull request -----BEGIN PGP SIGNATURE----- iQIcBAABCAAGBQJY+G2RAAoJEBx+YmzsjxAgIgoP/jkK2DQ7SfrS60dFSSu8zllD wm2mBmcmU+qnkMkc5YWls/5Wfq37K4TZrA1/ZJUr9QsWj89iafmmHQVpWV3/2LpK 3afV9FjRRZONhy9ThRj+DCZg9WSvo73VSNrOXiZKTEVufi8crKCcG2g59p86KyfO obTE7Lrl72wqRE+j+KNnIBiCj+rVE6vGrGY5p2ZE/N8VecveJ8Zje03lNL1Jyj+Z +rLkQCk4j2DKAKUaaIf+NMQ7L5iT7ePkFPP/yFa3/mpd1Emqp5Kq3cIDxV4Zh+c/ DwtMBqGbabSvHFeokK9IvEYuTdQidREN/R7uWSLgcWcr1om6es7FD41pVF0FIaAN AYgRfIR3RTOXFbPJt8YQrvV/Xg7yQRweEqlKI6sAC4lVI9yzKQAdAoXTM50AotYS jB0inoNXg07oQxXrcBaFlcKwsIFOS8k9YWH6NXbofi9/FBswuafgXcZxXKoaNDDU K+q2bMG2qlMKTgDV44B8ylbdQISCIrPfreqGkYLRfmZx6iPq79nwdd2Wp+GDZ8sk jX+a8UFVdP9194Xk9ZGA/BGIgRTz1OeJtQH2mWmLheGoQjL2lcdriCtUQ+35Yuzd caONPr38gvmoixKaWdlqwdurmWvEy8xMvN+r+G9BM855yZMh4ue372xQbGTG4h+d sOU4mINfk9z8cZ5UgMdx =Gi2w -----END PGP SIGNATURE----- Merge tag 'sunxi-clk-for-4.12-2' of https://git.kernel.org/pub/scm/linux/kernel/git/sunxi/linux into HEAD Pull Allwinner clock changes, take 2 from Maxime Ripard: A few minor bug and comment fixes, plus some fixes for the PRCM CCU driver merged in the prior pull request * tag 'sunxi-clk-for-4.12-2' of https://git.kernel.org/pub/scm/linux/kernel/git/sunxi/linux: clk: sunxi-ng: a80: Fix audio PLL comment not matching actual code clk: sunxi-ng: Fix round_rate/set_rate multiplier minimum mismatch clk: sunxi-ng: use 1 as fallback for minimum multiplier clk: sunxi-ng: fix PRCM CCU CLK_NUMBER value clk: sunxi-ng: fix PRCM CCU ir clk parent
182 lines
4.6 KiB
C
182 lines
4.6 KiB
C
/*
|
|
* Copyright (C) 2016 Maxime Ripard
|
|
* Maxime Ripard <maxime.ripard@free-electrons.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*/
|
|
|
|
#include <linux/clk-provider.h>
|
|
|
|
#include "ccu_gate.h"
|
|
#include "ccu_nkmp.h"
|
|
|
|
struct _ccu_nkmp {
|
|
unsigned long n, min_n, max_n;
|
|
unsigned long k, min_k, max_k;
|
|
unsigned long m, min_m, max_m;
|
|
unsigned long p, min_p, max_p;
|
|
};
|
|
|
|
static void ccu_nkmp_find_best(unsigned long parent, unsigned long rate,
|
|
struct _ccu_nkmp *nkmp)
|
|
{
|
|
unsigned long best_rate = 0;
|
|
unsigned long best_n = 0, best_k = 0, best_m = 0, best_p = 0;
|
|
unsigned long _n, _k, _m, _p;
|
|
|
|
for (_k = nkmp->min_k; _k <= nkmp->max_k; _k++) {
|
|
for (_n = nkmp->min_n; _n <= nkmp->max_n; _n++) {
|
|
for (_m = nkmp->min_m; _m <= nkmp->max_m; _m++) {
|
|
for (_p = nkmp->min_p; _p <= nkmp->max_p; _p <<= 1) {
|
|
unsigned long tmp_rate;
|
|
|
|
tmp_rate = parent * _n * _k / (_m * _p);
|
|
|
|
if (tmp_rate > rate)
|
|
continue;
|
|
|
|
if ((rate - tmp_rate) < (rate - best_rate)) {
|
|
best_rate = tmp_rate;
|
|
best_n = _n;
|
|
best_k = _k;
|
|
best_m = _m;
|
|
best_p = _p;
|
|
}
|
|
}
|
|
}
|
|
}
|
|
}
|
|
|
|
nkmp->n = best_n;
|
|
nkmp->k = best_k;
|
|
nkmp->m = best_m;
|
|
nkmp->p = best_p;
|
|
}
|
|
|
|
static void ccu_nkmp_disable(struct clk_hw *hw)
|
|
{
|
|
struct ccu_nkmp *nkmp = hw_to_ccu_nkmp(hw);
|
|
|
|
return ccu_gate_helper_disable(&nkmp->common, nkmp->enable);
|
|
}
|
|
|
|
static int ccu_nkmp_enable(struct clk_hw *hw)
|
|
{
|
|
struct ccu_nkmp *nkmp = hw_to_ccu_nkmp(hw);
|
|
|
|
return ccu_gate_helper_enable(&nkmp->common, nkmp->enable);
|
|
}
|
|
|
|
static int ccu_nkmp_is_enabled(struct clk_hw *hw)
|
|
{
|
|
struct ccu_nkmp *nkmp = hw_to_ccu_nkmp(hw);
|
|
|
|
return ccu_gate_helper_is_enabled(&nkmp->common, nkmp->enable);
|
|
}
|
|
|
|
static unsigned long ccu_nkmp_recalc_rate(struct clk_hw *hw,
|
|
unsigned long parent_rate)
|
|
{
|
|
struct ccu_nkmp *nkmp = hw_to_ccu_nkmp(hw);
|
|
unsigned long n, m, k, p;
|
|
u32 reg;
|
|
|
|
reg = readl(nkmp->common.base + nkmp->common.reg);
|
|
|
|
n = reg >> nkmp->n.shift;
|
|
n &= (1 << nkmp->n.width) - 1;
|
|
n += nkmp->n.offset;
|
|
if (!n)
|
|
n++;
|
|
|
|
k = reg >> nkmp->k.shift;
|
|
k &= (1 << nkmp->k.width) - 1;
|
|
k += nkmp->k.offset;
|
|
if (!k)
|
|
k++;
|
|
|
|
m = reg >> nkmp->m.shift;
|
|
m &= (1 << nkmp->m.width) - 1;
|
|
m += nkmp->m.offset;
|
|
if (!m)
|
|
m++;
|
|
|
|
p = reg >> nkmp->p.shift;
|
|
p &= (1 << nkmp->p.width) - 1;
|
|
|
|
return (parent_rate * n * k >> p) / m;
|
|
}
|
|
|
|
static long ccu_nkmp_round_rate(struct clk_hw *hw, unsigned long rate,
|
|
unsigned long *parent_rate)
|
|
{
|
|
struct ccu_nkmp *nkmp = hw_to_ccu_nkmp(hw);
|
|
struct _ccu_nkmp _nkmp;
|
|
|
|
_nkmp.min_n = nkmp->n.min ?: 1;
|
|
_nkmp.max_n = nkmp->n.max ?: 1 << nkmp->n.width;
|
|
_nkmp.min_k = nkmp->k.min ?: 1;
|
|
_nkmp.max_k = nkmp->k.max ?: 1 << nkmp->k.width;
|
|
_nkmp.min_m = 1;
|
|
_nkmp.max_m = nkmp->m.max ?: 1 << nkmp->m.width;
|
|
_nkmp.min_p = 1;
|
|
_nkmp.max_p = nkmp->p.max ?: 1 << ((1 << nkmp->p.width) - 1);
|
|
|
|
ccu_nkmp_find_best(*parent_rate, rate, &_nkmp);
|
|
|
|
return *parent_rate * _nkmp.n * _nkmp.k / (_nkmp.m * _nkmp.p);
|
|
}
|
|
|
|
static int ccu_nkmp_set_rate(struct clk_hw *hw, unsigned long rate,
|
|
unsigned long parent_rate)
|
|
{
|
|
struct ccu_nkmp *nkmp = hw_to_ccu_nkmp(hw);
|
|
struct _ccu_nkmp _nkmp;
|
|
unsigned long flags;
|
|
u32 reg;
|
|
|
|
_nkmp.min_n = nkmp->n.min ?: 1;
|
|
_nkmp.max_n = nkmp->n.max ?: 1 << nkmp->n.width;
|
|
_nkmp.min_k = nkmp->k.min ?: 1;
|
|
_nkmp.max_k = nkmp->k.max ?: 1 << nkmp->k.width;
|
|
_nkmp.min_m = 1;
|
|
_nkmp.max_m = nkmp->m.max ?: 1 << nkmp->m.width;
|
|
_nkmp.min_p = 1;
|
|
_nkmp.max_p = nkmp->p.max ?: 1 << ((1 << nkmp->p.width) - 1);
|
|
|
|
ccu_nkmp_find_best(parent_rate, rate, &_nkmp);
|
|
|
|
spin_lock_irqsave(nkmp->common.lock, flags);
|
|
|
|
reg = readl(nkmp->common.base + nkmp->common.reg);
|
|
reg &= ~GENMASK(nkmp->n.width + nkmp->n.shift - 1, nkmp->n.shift);
|
|
reg &= ~GENMASK(nkmp->k.width + nkmp->k.shift - 1, nkmp->k.shift);
|
|
reg &= ~GENMASK(nkmp->m.width + nkmp->m.shift - 1, nkmp->m.shift);
|
|
reg &= ~GENMASK(nkmp->p.width + nkmp->p.shift - 1, nkmp->p.shift);
|
|
|
|
reg |= (_nkmp.n - nkmp->n.offset) << nkmp->n.shift;
|
|
reg |= (_nkmp.k - nkmp->k.offset) << nkmp->k.shift;
|
|
reg |= (_nkmp.m - nkmp->m.offset) << nkmp->m.shift;
|
|
reg |= ilog2(_nkmp.p) << nkmp->p.shift;
|
|
|
|
writel(reg, nkmp->common.base + nkmp->common.reg);
|
|
|
|
spin_unlock_irqrestore(nkmp->common.lock, flags);
|
|
|
|
ccu_helper_wait_for_lock(&nkmp->common, nkmp->lock);
|
|
|
|
return 0;
|
|
}
|
|
|
|
const struct clk_ops ccu_nkmp_ops = {
|
|
.disable = ccu_nkmp_disable,
|
|
.enable = ccu_nkmp_enable,
|
|
.is_enabled = ccu_nkmp_is_enabled,
|
|
|
|
.recalc_rate = ccu_nkmp_recalc_rate,
|
|
.round_rate = ccu_nkmp_round_rate,
|
|
.set_rate = ccu_nkmp_set_rate,
|
|
};
|