6a4ccd9a8e
This enables the L2 cache controller available in Amlogic SoCs. Signed-off-by: Beniamino Galvani <b.galvani@gmail.com> Acked-by: Arnd Bergmann <arnd@arndb.de> Signed-off-by: Carlo Caione <carlo@caione.org>
29 lines
878 B
C
29 lines
878 B
C
/*
|
|
* Copyright (C) 2014 Carlo Caione <carlo@caione.org>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
*/
|
|
|
|
#include <linux/of_platform.h>
|
|
#include <asm/mach/arch.h>
|
|
|
|
static const char * const meson_common_board_compat[] = {
|
|
"amlogic,meson6",
|
|
"amlogic,meson8",
|
|
NULL,
|
|
};
|
|
|
|
DT_MACHINE_START(MESON, "Amlogic Meson platform")
|
|
.dt_compat = meson_common_board_compat,
|
|
.l2c_aux_val = 0,
|
|
.l2c_aux_mask = ~0,
|
|
MACHINE_END
|