fd58e55fcf
Abstract portions of the MSI core for platforms that do not use standard APIC interrupt controllers. This is implemented through a new arch-specific msi setup routine, and a set of msi ops which can be set on a per platform basis. Signed-off-by: Mark Maule <maule@sgi.com> Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
29 lines
665 B
C
29 lines
665 B
C
/*
|
|
* Copyright (C) 2003-2004 Intel
|
|
* Copyright (C) Tom Long Nguyen (tom.l.nguyen@intel.com)
|
|
*/
|
|
|
|
#ifndef ASM_MSI_H
|
|
#define ASM_MSI_H
|
|
|
|
#define NR_VECTORS NR_IRQS
|
|
#define FIRST_DEVICE_VECTOR IA64_FIRST_DEVICE_VECTOR
|
|
#define LAST_DEVICE_VECTOR IA64_LAST_DEVICE_VECTOR
|
|
static inline void set_intr_gate (int nr, void *func) {}
|
|
#define IO_APIC_VECTOR(irq) (irq)
|
|
#define ack_APIC_irq ia64_eoi
|
|
#define MSI_TARGET_CPU_SHIFT 4
|
|
|
|
extern struct msi_ops msi_apic_ops;
|
|
|
|
static inline int msi_arch_init(void)
|
|
{
|
|
if (platform_msi_init)
|
|
return platform_msi_init();
|
|
|
|
/* default ops for most ia64 platforms */
|
|
msi_register(&msi_apic_ops);
|
|
return 0;
|
|
}
|
|
|
|
#endif /* ASM_MSI_H */
|