f47a860734
Armv8.5 introduces a new PSTATE bit known as Speculative Store Bypass Safe (SSBS) which can be used as a mitigation against Spectre variant 4. Additionally, a CPU may provide instructions to manipulate PSTATE.SSBS directly, so that userspace can toggle the SSBS control without trapping to the kernel. This patch probes for the existence of SSBS and advertise the new instructions to userspace if they exist. Change-Id: Ieeb4f8d70afcc1d610716f0d1306a73093ff2660 Reviewed-by: Suzuki K Poulose <suzuki.poulose@arm.com> Signed-off-by: Will Deacon <will.deacon@arm.com> Signed-off-by: Catalin Marinas <catalin.marinas@arm.com> Git-commit: d71be2b6c0e19180b5f80a6d42039cc074a693a2 Git-repo: git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git [neeraju@codeaurora: Resolve trivial merge conflicts] Signed-off-by: Neeraj Upadhyay <neeraju@codeaurora.org>
53 lines
1.7 KiB
C
53 lines
1.7 KiB
C
/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
|
|
/*
|
|
* Copyright (C) 2012 ARM Ltd.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
#ifndef _UAPI__ASM_HWCAP_H
|
|
#define _UAPI__ASM_HWCAP_H
|
|
|
|
/*
|
|
* HWCAP flags - for elf_hwcap (in kernel) and AT_HWCAP
|
|
*/
|
|
#define HWCAP_FP (1 << 0)
|
|
#define HWCAP_ASIMD (1 << 1)
|
|
#define HWCAP_EVTSTRM (1 << 2)
|
|
#define HWCAP_AES (1 << 3)
|
|
#define HWCAP_PMULL (1 << 4)
|
|
#define HWCAP_SHA1 (1 << 5)
|
|
#define HWCAP_SHA2 (1 << 6)
|
|
#define HWCAP_CRC32 (1 << 7)
|
|
#define HWCAP_ATOMICS (1 << 8)
|
|
#define HWCAP_FPHP (1 << 9)
|
|
#define HWCAP_ASIMDHP (1 << 10)
|
|
#define HWCAP_CPUID (1 << 11)
|
|
#define HWCAP_ASIMDRDM (1 << 12)
|
|
#define HWCAP_JSCVT (1 << 13)
|
|
#define HWCAP_FCMA (1 << 14)
|
|
#define HWCAP_LRCPC (1 << 15)
|
|
#define HWCAP_DCPOP (1 << 16)
|
|
#define HWCAP_SHA3 (1 << 17)
|
|
#define HWCAP_SM3 (1 << 18)
|
|
#define HWCAP_SM4 (1 << 19)
|
|
#define HWCAP_ASIMDDP (1 << 20)
|
|
#define HWCAP_SHA512 (1 << 21)
|
|
#define HWCAP_SVE (1 << 22)
|
|
#define HWCAP_ASIMDFHM (1 << 23)
|
|
#define HWCAP_DIT (1 << 24)
|
|
#define HWCAP_USCAT (1 << 25)
|
|
#define HWCAP_ILRCPC (1 << 26)
|
|
#define HWCAP_FLAGM (1 << 27)
|
|
#define HWCAP_SSBS (1 << 28)
|
|
|
|
#endif /* _UAPI__ASM_HWCAP_H */
|