[MIPS] SMTC: Move MIPS_CPU_IPI_IRQ definition into header.
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
This commit is contained in:
parent
45a98eb2b7
commit
fe56b954ea
2 changed files with 10 additions and 2 deletions
|
@ -28,8 +28,6 @@
|
||||||
* This file should be built into the kernel only if CONFIG_MIPS_MT_SMTC is set.
|
* This file should be built into the kernel only if CONFIG_MIPS_MT_SMTC is set.
|
||||||
*/
|
*/
|
||||||
|
|
||||||
#define MIPS_CPU_IPI_IRQ 1
|
|
||||||
|
|
||||||
#define LOCK_MT_PRA() \
|
#define LOCK_MT_PRA() \
|
||||||
local_irq_save(flags); \
|
local_irq_save(flags); \
|
||||||
mtflags = dmt()
|
mtflags = dmt()
|
||||||
|
|
|
@ -55,4 +55,14 @@ extern void smtc_boot_secondary(int cpu, struct task_struct *t);
|
||||||
|
|
||||||
#define PARKED_INDEX ((unsigned int)0x80000000)
|
#define PARKED_INDEX ((unsigned int)0x80000000)
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Define low-level interrupt mask for IPIs, if necessary.
|
||||||
|
* By default, use SW interrupt 1, which requires no external
|
||||||
|
* hardware support, but which works only for single-core
|
||||||
|
* MIPS MT systems.
|
||||||
|
*/
|
||||||
|
#ifndef MIPS_CPU_IPI_IRQ
|
||||||
|
#define MIPS_CPU_IPI_IRQ 1
|
||||||
|
#endif
|
||||||
|
|
||||||
#endif /* _ASM_SMTC_MT_H */
|
#endif /* _ASM_SMTC_MT_H */
|
||||||
|
|
Loading…
Reference in a new issue