Techwizz/kernel-fxtec-pro1x
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

[POWERPC] Fix the UCC rx/tx clock of QE

Browse source 
MPC8323EMDS board ethernet interface with RMII uses the CLK16 divisor
for the rx and tx clock, but the ucc_set_qe_mux_rxtx() function doesn't
handle the CLK16 setting of the CMXUCR3 and CMXUCR4 registers.  This
fixes it.

Signed-off-by: Dave Liu <daveliu@freescale.com>
Signed-off-by: Paul Mackerras <paulus@samba.org>
This commit is contained in:
Liu Dave-r63238 2006-10-18 16:36:56 +08:00 committed by Paul Mackerras
parent b910ecf6bf
commit f84c39da76
1 changed files with 2 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
arch/powerpc/sysdev/qe_lib/ucc.c
View file

@ -207,6 +207,7 @@ int ucc_set_qe_mux_rxtx(int ucc_num, enum qe_clock clock, enum comm_dir mode)
case QE_CLK18: source = 8; break; case QE_CLK18: source = 8; break;
case QE_CLK7: source = 9; break; case QE_CLK7: source = 9; break;
case QE_CLK8: source = 10; break; case QE_CLK8: source = 10; break;
case QE_CLK16: source = 11; break;
default: source = -1; break; default: source = -1; break;
} }
break; break;
@ -222,6 +223,7 @@ int ucc_set_qe_mux_rxtx(int ucc_num, enum qe_clock clock, enum comm_dir mode)
case QE_CLK22: source = 8; break; case QE_CLK22: source = 8; break;
case QE_CLK7: source = 9; break; case QE_CLK7: source = 9; break;
case QE_CLK8: source = 10; break; case QE_CLK8: source = 10; break;
case QE_CLK16: source = 11; break;
default: source = -1; break; default: source = -1; break;
} }
break; break;