Techwizz/kernel-fxtec-pro1x
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

[PATCH] x86_64: Some updates for boot-options.txt

Browse source 
Signed-off-by: Andi Kleen <ak@suse.de>
Signed-off-by: Andrew Morton <akpm@osdl.org>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
This commit is contained in:
Andi Kleen 2005-07-28 21:15:34 -07:00 committed by Linus Torvalds
parent a54649b801
commit ef4d7cbea7
1 changed files with 6 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

10
Documentation/x86_64/boot-options.txt
View file

@ -47,7 +47,7 @@ Timing
notsc notsc
Don't use the CPU time stamp counter to read the wall time. Don't use the CPU time stamp counter to read the wall time.
This can be used to work around timing problems on multiprocessor systems This can be used to work around timing problems on multiprocessor systems
with not properly synchronized CPUs. Only useful with a SMP kernel with not properly synchronized CPUs.
report_lost_ticks report_lost_ticks
Report when timer interrupts are lost because some code turned off Report when timer interrupts are lost because some code turned off
@ -74,6 +74,9 @@ Idle loop
event. This will make the CPUs eat a lot more power, but may be useful event. This will make the CPUs eat a lot more power, but may be useful
to get slightly better performance in multiprocessor benchmarks. It also to get slightly better performance in multiprocessor benchmarks. It also
makes some profiling using performance counters more accurate. makes some profiling using performance counters more accurate.
Please note that on systems with MONITOR/MWAIT support (like Intel EM64T
CPUs) this option has no performance advantage over the normal idle loop.
It may also interact badly with hyperthreading.
Rebooting Rebooting
@ -178,6 +181,5 @@ Debugging
Misc Misc
noreplacement Don't replace instructions with more appropiate ones noreplacement Don't replace instructions with more appropiate ones
for the CPU. This may be useful on asymmetric MP systems for the CPU. This may be useful on asymmetric MP systems
where some CPU have less capabilities than the others. where some CPU have less capabilities than the others.