[ARM] Orion: support for Marvell Orion-2 (88F5281) Development Board
Signed-off-by: Tzachi Perelstein <tzachi@marvell.com> Reviewed-by: Nicolas Pitre <nico@marvell.com> Reviewed-by: Lennert Buytenhek <buytenh@marvell.com> Acked-by: Russell King <rmk+kernel@arm.linux.org.uk>
This commit is contained in:
Tzachi Perelstein
Russell King
parent
e07c9d8572
commit
e448b12cda
3 changed files with 373 additions and 1 deletions
|
|
@ -2,6 +2,13 @@ if ARCH_ORION
|
|||
|
||||
menu "Orion Implementations"
|
||||
|
||||
config MACH_DB88F5281
|
||||
bool "Marvell Orion-2 Development Board"
|
||||
select I2C_BOARDINFO
|
||||
help
|
||||
Say 'Y' here if you want your kernel to support the
|
||||
Marvell Orion-2 (88F5281) Development Board
|
||||
|
||||
endmenu
|
||||
|
||||
endif
|
||||
|
|
|
|||
|
|
@ -1 +1,2 @@
|
|||
obj-y += common.o addr-map.o pci.o gpio.o irq.o time.o
|
||||
obj-y += common.o addr-map.o pci.o gpio.o irq.o time.o
|
||||
obj-$(CONFIG_MACH_DB88F5281) += db88f5281-setup.o
|
||||
|
|
|
|||
364
arch/arm/mach-orion/db88f5281-setup.c
Normal file
364
arch/arm/mach-orion/db88f5281-setup.c
Normal file
|
|
@ -0,0 +1,364 @@
|
|||
/*
|
||||
* arch/arm/mach-orion/db88f5281-setup.c
|
||||
*
|
||||
* Marvell Orion-2 Development Board Setup
|
||||
*
|
||||
* Maintainer: Tzachi Perelstein <tzachi@marvell.com>
|
||||
*
|
||||
* This file is licensed under the terms of the GNU General Public
|
||||
* License version 2. This program is licensed "as is" without any
|
||||
* warranty of any kind, whether express or implied.
|
||||
*/
|
||||
|
||||
#include <linux/kernel.h>
|
||||
#include <linux/init.h>
|
||||
#include <linux/platform_device.h>
|
||||
#include <linux/pci.h>
|
||||
#include <linux/irq.h>
|
||||
#include <linux/mtd/physmap.h>
|
||||
#include <linux/mtd/nand.h>
|
||||
#include <linux/timer.h>
|
||||
#include <linux/mv643xx_eth.h>
|
||||
#include <linux/i2c.h>
|
||||
#include <asm/mach-types.h>
|
||||
#include <asm/gpio.h>
|
||||
#include <asm/mach/arch.h>
|
||||
#include <asm/mach/pci.h>
|
||||
#include <asm/arch/orion.h>
|
||||
#include <asm/arch/platform.h>
|
||||
#include "common.h"
|
||||
|
||||
/*****************************************************************************
|
||||
* DB-88F5281 on board devices
|
||||
****************************************************************************/
|
||||
|
||||
/*
|
||||
* 512K NOR flash Device bus boot chip select
|
||||
*/
|
||||
|
||||
#define DB88F5281_NOR_BOOT_BASE 0xf4000000
|
||||
#define DB88F5281_NOR_BOOT_SIZE SZ_512K
|
||||
|
||||
/*
|
||||
* 7-Segment on Device bus chip select 0
|
||||
*/
|
||||
|
||||
#define DB88F5281_7SEG_BASE 0xfa000000
|
||||
#define DB88F5281_7SEG_SIZE SZ_1K
|
||||
|
||||
/*
|
||||
* 32M NOR flash on Device bus chip select 1
|
||||
*/
|
||||
|
||||
#define DB88F5281_NOR_BASE 0xfc000000
|
||||
#define DB88F5281_NOR_SIZE SZ_32M
|
||||
|
||||
/*
|
||||
* 32M NAND flash on Device bus chip select 2
|
||||
*/
|
||||
|
||||
#define DB88F5281_NAND_BASE 0xfa800000
|
||||
#define DB88F5281_NAND_SIZE SZ_1K
|
||||
|
||||
/*
|
||||
* PCI
|
||||
*/
|
||||
|
||||
#define DB88F5281_PCI_SLOT0_OFFS 7
|
||||
#define DB88F5281_PCI_SLOT0_IRQ_PIN 12
|
||||
#define DB88F5281_PCI_SLOT1_SLOT2_IRQ_PIN 13
|
||||
|
||||
/*****************************************************************************
|
||||
* 512M NOR Flash on Device bus Boot CS
|
||||
****************************************************************************/
|
||||
|
||||
static struct physmap_flash_data db88f5281_boot_flash_data = {
|
||||
.width = 1, /* 8 bit bus width */
|
||||
};
|
||||
|
||||
static struct resource db88f5281_boot_flash_resource = {
|
||||
.flags = IORESOURCE_MEM,
|
||||
.start = DB88F5281_NOR_BOOT_BASE,
|
||||
.end = DB88F5281_NOR_BOOT_BASE + DB88F5281_NOR_BOOT_SIZE - 1,
|
||||
};
|
||||
|
||||
static struct platform_device db88f5281_boot_flash = {
|
||||
.name = "physmap-flash",
|
||||
.id = 0,
|
||||
.dev = {
|
||||
.platform_data = &db88f5281_boot_flash_data,
|
||||
},
|
||||
.num_resources = 1,
|
||||
.resource = &db88f5281_boot_flash_resource,
|
||||
};
|
||||
|
||||
/*****************************************************************************
|
||||
* 32M NOR Flash on Device bus CS1
|
||||
****************************************************************************/
|
||||
|
||||
static struct physmap_flash_data db88f5281_nor_flash_data = {
|
||||
.width = 4, /* 32 bit bus width */
|
||||
};
|
||||
|
||||
static struct resource db88f5281_nor_flash_resource = {
|
||||
.flags = IORESOURCE_MEM,
|
||||
.start = DB88F5281_NOR_BASE,
|
||||
.end = DB88F5281_NOR_BASE + DB88F5281_NOR_SIZE - 1,
|
||||
};
|
||||
|
||||
static struct platform_device db88f5281_nor_flash = {
|
||||
.name = "physmap-flash",
|
||||
.id = 1,
|
||||
.dev = {
|
||||
.platform_data = &db88f5281_nor_flash_data,
|
||||
},
|
||||
.num_resources = 1,
|
||||
.resource = &db88f5281_nor_flash_resource,
|
||||
};
|
||||
|
||||
/*****************************************************************************
|
||||
* 32M NAND Flash on Device bus CS2
|
||||
****************************************************************************/
|
||||
|
||||
static struct mtd_partition db88f5281_nand_parts[] = {
|
||||
{
|
||||
.name = "kernel",
|
||||
.offset = 0,
|
||||
.size = SZ_2M,
|
||||
},
|
||||
{
|
||||
.name = "root",
|
||||
.offset = SZ_2M,
|
||||
.size = (SZ_16M - SZ_2M),
|
||||
},
|
||||
{
|
||||
.name = "user",
|
||||
.offset = SZ_16M,
|
||||
.size = SZ_8M,
|
||||
},
|
||||
{
|
||||
.name = "recovery",
|
||||
.offset = (SZ_16M + SZ_8M),
|
||||
.size = SZ_8M,
|
||||
},
|
||||
};
|
||||
|
||||
static struct resource db88f5281_nand_resource = {
|
||||
.flags = IORESOURCE_MEM,
|
||||
.start = DB88F5281_NAND_BASE,
|
||||
.end = DB88F5281_NAND_BASE + DB88F5281_NAND_SIZE - 1,
|
||||
};
|
||||
|
||||
static struct orion_nand_data db88f5281_nand_data = {
|
||||
.parts = db88f5281_nand_parts,
|
||||
.nr_parts = ARRAY_SIZE(db88f5281_nand_parts),
|
||||
.cle = 0,
|
||||
.ale = 1,
|
||||
.width = 8,
|
||||
};
|
||||
|
||||
static struct platform_device db88f5281_nand_flash = {
|
||||
.name = "orion_nand",
|
||||
.id = -1,
|
||||
.dev = {
|
||||
.platform_data = &db88f5281_nand_data,
|
||||
},
|
||||
.resource = &db88f5281_nand_resource,
|
||||
.num_resources = 1,
|
||||
};
|
||||
|
||||
/*****************************************************************************
|
||||
* 7-Segment on Device bus CS0
|
||||
* Dummy counter every 2 sec
|
||||
****************************************************************************/
|
||||
|
||||
static void __iomem *db88f5281_7seg;
|
||||
static struct timer_list db88f5281_timer;
|
||||
|
||||
static void db88f5281_7seg_event(unsigned long data)
|
||||
{
|
||||
static int count = 0;
|
||||
writel(0, db88f5281_7seg + (count << 4));
|
||||
count = (count + 1) & 7;
|
||||
mod_timer(&db88f5281_timer, jiffies + 2 * HZ);
|
||||
}
|
||||
|
||||
static int __init db88f5281_7seg_init(void)
|
||||
{
|
||||
if (machine_is_db88f5281()) {
|
||||
db88f5281_7seg = ioremap(DB88F5281_7SEG_BASE,
|
||||
DB88F5281_7SEG_SIZE);
|
||||
if (!db88f5281_7seg) {
|
||||
printk(KERN_ERR "Failed to ioremap db88f5281_7seg\n");
|
||||
return -EIO;
|
||||
}
|
||||
setup_timer(&db88f5281_timer, db88f5281_7seg_event, 0);
|
||||
mod_timer(&db88f5281_timer, jiffies + 2 * HZ);
|
||||
}
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
__initcall(db88f5281_7seg_init);
|
||||
|
||||
/*****************************************************************************
|
||||
* PCI
|
||||
****************************************************************************/
|
||||
|
||||
void __init db88f5281_pci_preinit(void)
|
||||
{
|
||||
int pin;
|
||||
|
||||
/*
|
||||
* Configure PCI GPIO IRQ pins
|
||||
*/
|
||||
pin = DB88F5281_PCI_SLOT0_IRQ_PIN;
|
||||
if (gpio_request(pin, "PCI Int1") == 0) {
|
||||
if (gpio_direction_input(pin) == 0) {
|
||||
set_irq_type(gpio_to_irq(pin), IRQT_LOW);
|
||||
} else {
|
||||
printk(KERN_ERR "db88f5281_pci_preinit faield to "
|
||||
"set_irq_type pin %d\n", pin);
|
||||
gpio_free(pin);
|
||||
}
|
||||
} else {
|
||||
printk(KERN_ERR "db88f5281_pci_preinit failed to gpio_request %d\n", pin);
|
||||
}
|
||||
|
||||
pin = DB88F5281_PCI_SLOT1_SLOT2_IRQ_PIN;
|
||||
if (gpio_request(pin, "PCI Int2") == 0) {
|
||||
if (gpio_direction_input(pin) == 0) {
|
||||
set_irq_type(gpio_to_irq(pin), IRQT_LOW);
|
||||
} else {
|
||||
printk(KERN_ERR "db88f5281_pci_preinit faield "
|
||||
"to set_irq_type pin %d\n", pin);
|
||||
gpio_free(pin);
|
||||
}
|
||||
} else {
|
||||
printk(KERN_ERR "db88f5281_pci_preinit failed to gpio_request %d\n", pin);
|
||||
}
|
||||
}
|
||||
|
||||
static int __init db88f5281_pci_map_irq(struct pci_dev *dev, u8 slot, u8 pin)
|
||||
{
|
||||
/*
|
||||
* PCIE IRQ is connected internally (not GPIO)
|
||||
*/
|
||||
if (dev->bus->number == orion_pcie_local_bus_nr())
|
||||
return IRQ_ORION_PCIE0_INT;
|
||||
|
||||
/*
|
||||
* PCI IRQs are connected via GPIOs
|
||||
*/
|
||||
switch (slot - DB88F5281_PCI_SLOT0_OFFS) {
|
||||
case 0:
|
||||
return gpio_to_irq(DB88F5281_PCI_SLOT0_IRQ_PIN);
|
||||
case 1:
|
||||
case 2:
|
||||
return gpio_to_irq(DB88F5281_PCI_SLOT1_SLOT2_IRQ_PIN);
|
||||
default:
|
||||
return -1;
|
||||
}
|
||||
}
|
||||
|
||||
static struct hw_pci db88f5281_pci __initdata = {
|
||||
.nr_controllers = 2,
|
||||
.preinit = db88f5281_pci_preinit,
|
||||
.swizzle = pci_std_swizzle,
|
||||
.setup = orion_pci_sys_setup,
|
||||
.scan = orion_pci_sys_scan_bus,
|
||||
.map_irq = db88f5281_pci_map_irq,
|
||||
};
|
||||
|
||||
static int __init db88f5281_pci_init(void)
|
||||
{
|
||||
if (machine_is_db88f5281())
|
||||
pci_common_init(&db88f5281_pci);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
subsys_initcall(db88f5281_pci_init);
|
||||
|
||||
/*****************************************************************************
|
||||
* Ethernet
|
||||
****************************************************************************/
|
||||
static struct mv643xx_eth_platform_data db88f5281_eth_data = {
|
||||
.phy_addr = 8,
|
||||
.force_phy_addr = 1,
|
||||
};
|
||||
|
||||
/*****************************************************************************
|
||||
* RTC DS1339 on I2C bus
|
||||
****************************************************************************/
|
||||
static struct i2c_board_info __initdata db88f5281_i2c_rtc = {
|
||||
.driver_name = "rtc-ds1307",
|
||||
.type = "ds1339",
|
||||
.addr = 0x68,
|
||||
};
|
||||
|
||||
/*****************************************************************************
|
||||
* General Setup
|
||||
****************************************************************************/
|
||||
|
||||
static struct platform_device *db88f5281_devs[] __initdata = {
|
||||
&db88f5281_boot_flash,
|
||||
&db88f5281_nor_flash,
|
||||
&db88f5281_nand_flash,
|
||||
};
|
||||
|
||||
static void __init db88f5281_init(void)
|
||||
{
|
||||
/*
|
||||
* Basic Orion setup. Need to be called early.
|
||||
*/
|
||||
orion_init();
|
||||
|
||||
/*
|
||||
* Setup the CPU address decode windows for our on-board devices
|
||||
*/
|
||||
orion_setup_cpu_win(ORION_DEV_BOOT, DB88F5281_NOR_BOOT_BASE,
|
||||
DB88F5281_NOR_BOOT_SIZE, -1);
|
||||
orion_setup_cpu_win(ORION_DEV0, DB88F5281_7SEG_BASE,
|
||||
DB88F5281_7SEG_SIZE, -1);
|
||||
orion_setup_cpu_win(ORION_DEV1, DB88F5281_NOR_BASE,
|
||||
DB88F5281_NOR_SIZE, -1);
|
||||
orion_setup_cpu_win(ORION_DEV2, DB88F5281_NAND_BASE,
|
||||
DB88F5281_NAND_SIZE, -1);
|
||||
|
||||
/*
|
||||
* Setup Multiplexing Pins:
|
||||
* MPP0: GPIO (USB Over Current) MPP1: GPIO (USB Vbat input)
|
||||
* MPP2: PCI_REQn[2] MPP3: PCI_GNTn[2]
|
||||
* MPP4: PCI_REQn[3] MPP5: PCI_GNTn[3]
|
||||
* MPP6: GPIO (JP0, CON17.2) MPP7: GPIO (JP1, CON17.1)
|
||||
* MPP8: GPIO (JP2, CON11.2) MPP9: GPIO (JP3, CON11.3)
|
||||
* MPP10: GPIO (RTC int) MPP11: GPIO (Baud Rate Generator)
|
||||
* MPP12: GPIO (PCI int 1) MPP13: GPIO (PCI int 2)
|
||||
* MPP14: NAND_REn[2] MPP15: NAND_WEn[2]
|
||||
* MPP16: UART1_RX MPP17: UART1_TX
|
||||
* MPP18: UART1_CTS MPP19: UART1_RTS
|
||||
* MPP-DEV: DEV_D[16:31]
|
||||
*/
|
||||
orion_write(MPP_0_7_CTRL, 0x00222203);
|
||||
orion_write(MPP_8_15_CTRL, 0x44000000);
|
||||
orion_write(MPP_16_19_CTRL, 0);
|
||||
orion_write(MPP_DEV_CTRL, 0);
|
||||
|
||||
orion_gpio_set_valid_pins(0x00003fc3);
|
||||
|
||||
platform_add_devices(db88f5281_devs, ARRAY_SIZE(db88f5281_devs));
|
||||
i2c_register_board_info(0, &db88f5281_i2c_rtc, 1);
|
||||
orion_eth_init(&db88f5281_eth_data);
|
||||
}
|
||||
|
||||
MACHINE_START(DB88F5281, "Marvell Orion-2 Development Board")
|
||||
/* Maintainer: Tzachi Perelstein <tzachi@marvell.com> */
|
||||
.phys_io = ORION_REGS_BASE,
|
||||
.io_pg_offst = ((ORION_REGS_BASE) >> 18) & 0xfffc,
|
||||
.boot_params = 0x00000100,
|
||||
.init_machine = db88f5281_init,
|
||||
.map_io = orion_map_io,
|
||||
.init_irq = orion_init_irq,
|
||||
.timer = &orion_timer,
|
||||
MACHINE_END
|
||||
Loading…
Reference in a new issue