Techwizz/kernel-fxtec-pro1x
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

Use hardware mechanism to deal with cache aliases in the 24K.

Browse source 
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
This commit is contained in:
Ralf Baechle 2005-02-04 15:51:26 +00:00
parent 28ecca4786
commit d1e344e500
1 changed files with 10 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

12
arch/mips/mm/c-r4k.c
View file

@ -1011,9 +1011,17 @@ static void __init probe_pcache(void)
* normally they'd suffer from aliases but magic in the hardware deals
* with that for us so we don't need to take care ourselves.
*/
if (c->cputype != CPU_R10000 && c->cputype != CPU_R12000)
switch (c->cputype) {
if (c->dcache.waysize > PAGE_SIZE)
c->dcache.flags |= MIPS_CACHE_ALIASES;
case CPU_R10000:
case CPU_R12000:
break;
case CPU_24K:
if (!(read_c0_config7() & (1 << 16)))
default:
c->dcache.flags |= MIPS_CACHE_ALIASES;
}
switch (c->cputype) {
case CPU_20KC: