Techwizz/kernel-fxtec-pro1x
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

ARM: shmobile: r8a7791: Add MSIOF clocks in device tree

Browse source 
Signed-off-by: Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
This commit is contained in:
Laurent Pinchart 2013-12-19 16:51:02 +01:00 committed by Simon Horman
parent 9d90951a39
commit cded80f869
2 changed files with 18 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

17
arch/arm/boot/dts/r8a7791.dtsi
View file

@ -394,6 +394,14 @@
}; };
/* Gate clocks */ /* Gate clocks */
mstp0_clks: mstp0_clks@e6150130 {
compatible = "renesas,r8a7791-mstp-clocks", "renesas,cpg-mstp-clocks";
reg = <0 0xe6150130 0 4>, <0 0xe6150030 0 4>;
clocks = <&mp_clk>;
#clock-cells = <1>;
renesas,clock-indices = <R8A7791_CLK_MSIOF0>;
clock-output-names = "msiof0";
};
mstp1_clks: mstp1_clks@e6150134 { mstp1_clks: mstp1_clks@e6150134 {
compatible = "renesas,r8a7791-mstp-clocks", "renesas,cpg-mstp-clocks"; compatible = "renesas,r8a7791-mstp-clocks", "renesas,cpg-mstp-clocks";
reg = <0 0xe6150134 0 4>, <0 0xe6150038 0 4>; reg = <0 0xe6150134 0 4>, <0 0xe6150038 0 4>;
@ -413,15 +421,16 @@
compatible = "renesas,r8a7791-mstp-clocks", "renesas,cpg-mstp-clocks"; compatible = "renesas,r8a7791-mstp-clocks", "renesas,cpg-mstp-clocks";
reg = <0 0xe6150138 0 4>, <0 0xe6150040 0 4>; reg = <0 0xe6150138 0 4>, <0 0xe6150040 0 4>;
clocks = <&mp_clk>, <&mp_clk>, <&mp_clk>, <&mp_clk>, <&mp_clk>, clocks = <&mp_clk>, <&mp_clk>, <&mp_clk>, <&mp_clk>, <&mp_clk>,
<&mp_clk>; <&mp_clk>, <&mp_clk>, <&mp_clk>;
#clock-cells = <1>; #clock-cells = <1>;
renesas,clock-indices = < renesas,clock-indices = <
R8A7791_CLK_SCIFA2 R8A7791_CLK_SCIFA1 R8A7791_CLK_SCIFA0 R8A7791_CLK_SCIFA2 R8A7791_CLK_SCIFA1 R8A7791_CLK_SCIFA0
R8A7791_CLK_SCIFB0 R8A7791_CLK_SCIFB1 R8A7791_CLK_SCIFB2 R8A7791_CLK_MSIOF2 R8A7791_CLK_SCIFB0 R8A7791_CLK_SCIFB1
R8A7791_CLK_MSIOF1 R8A7791_CLK_SCIFB2
>; >;
clock-output-names = clock-output-names =
"scifa2", "scifa1", "scifa0", "scifb0", "scifb1", "scifa2", "scifa1", "scifa0", "misof2", "scifb0",
"scifb2"; "scifb1", "msiof1", "scifb2";
}; };
mstp3_clks: mstp3_clks@e615013c { mstp3_clks: mstp3_clks@e615013c {
compatible = "renesas,r8a7791-mstp-clocks", "renesas,cpg-mstp-clocks"; compatible = "renesas,r8a7791-mstp-clocks", "renesas,cpg-mstp-clocks";

5
include/dt-bindings/clock/r8a7791-clock.h
View file

@ -21,6 +21,9 @@
#define R8A7791_CLK_SD0 7 #define R8A7791_CLK_SD0 7
#define R8A7791_CLK_Z 8 #define R8A7791_CLK_Z 8
/* MSTP0 */
#define R8A7791_CLK_MSIOF0 0
/* MSTP1 */ /* MSTP1 */
#define R8A7791_CLK_TMU1 11 #define R8A7791_CLK_TMU1 11
#define R8A7791_CLK_TMU3 21 #define R8A7791_CLK_TMU3 21
@ -35,8 +38,10 @@
#define R8A7791_CLK_SCIFA2 2 #define R8A7791_CLK_SCIFA2 2
#define R8A7791_CLK_SCIFA1 3 #define R8A7791_CLK_SCIFA1 3
#define R8A7791_CLK_SCIFA0 4 #define R8A7791_CLK_SCIFA0 4
#define R8A7791_CLK_MSIOF2 5
#define R8A7791_CLK_SCIFB0 6 #define R8A7791_CLK_SCIFB0 6
#define R8A7791_CLK_SCIFB1 7 #define R8A7791_CLK_SCIFB1 7
#define R8A7791_CLK_MSIOF1 8
#define R8A7791_CLK_SCIFB2 16 #define R8A7791_CLK_SCIFB2 16
#define R8A7791_CLK_DMAC 18 #define R8A7791_CLK_DMAC 18