Techwizz/kernel-fxtec-pro1x
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

regulator: tps51632: Fix setting ramp delay

Browse source 
According to the datasheet:

SLEW Register(Address = 07h)
b7      b6      b5      b4      b3      b2      b1      b0
48mV/us 42mV/us 36mV/us 30mV/us 24mV/us 18mV/us 12mV/us 6mV/us

Current code does not set correct slew rate in some cases:
e.g. Assume ramp_delay is 10000, current code sets slew register to 6mV/us.
Fix the logic to set slew register.

Signed-off-by: Axel Lin <axel.lin@ingics.com>
Acked-by: Laxman Dewangan <ldewangan@nvidia.com>
Signed-off-by: Mark Brown <broonie@kernel.org>
This commit is contained in:
Axel Lin 2016-05-31 17:26:00 +08:00 committed by Mark Brown
parent 1a695a905c
commit c714a588fc
1 changed files with 6 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

9
drivers/regulator/tps51632-regulator.c
View file

@ -94,11 +94,14 @@ static int tps51632_dcdc_set_ramp_delay(struct regulator_dev *rdev,
int ramp_delay) int ramp_delay)
{ {
struct tps51632_chip *tps = rdev_get_drvdata(rdev); struct tps51632_chip *tps = rdev_get_drvdata(rdev);
int bit = ramp_delay/6000; int bit;
int ret; int ret;
if (bit) if (ramp_delay == 0)
bit--; bit = 0;
else
bit = DIV_ROUND_UP(ramp_delay, 6000) - 1;
ret = regmap_write(tps->regmap, TPS51632_SLEW_REGS, BIT(bit)); ret = regmap_write(tps->regmap, TPS51632_SLEW_REGS, BIT(bit));
if (ret < 0) if (ret < 0)
dev_err(tps->dev, "SLEW reg write failed, err %d\n", ret); dev_err(tps->dev, "SLEW reg write failed, err %d\n", ret);